Datasheet

  
  
SLAS491A − AUGUST 2005 − REVISED OCTOBER 2005
41
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
MSP430x20x2 electrical characteristics over recommended ranges of supply voltage and
operating free-air temperature (unless otherwise noted) (continued)
10-bit ADC, timing parameters (MSP430x20x2 only)
PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT
ADC10 input clock frequency
For specified
performance of
ADC10SR=0 2.2 V/3 V 0.45 6.3
MHz
f
ADC10CLK
ADC10 input clock frequency
performance of
ADC10 linearity
parameters
ADC10SR=1 2.2 V/3 V 0.45 1.5
MHz
f
ADC10OSC
ADC10 built-in oscillator frequency
ADC10DIVx=0, ADC10SSELx = 0
f
ADC10CLK
= f
ADC10OSC
2.2 V/3 V 3.7 6.3 MHz
Conversion time
ADC10 built-in oscillator,
ADC10SSELx = 0
f
ADC10CLK
= f
ADC10OSC
2.2 V/3 V 2.06 3.51 µs
t
CONVERT
Conversion time
f
ADC10CLK
from ACLK, MCLK or
SMCLK: ADC10SSELx 0
13×
ADC10DIV×
1/f
ADC10CLK
µs
t
ADC10ON
Turn on settling time of the ADC (see Note 1) 100 ns
NOTES: 1. The condition is that the error in a conversion started after t
ADC10ON
is less than ±0.5 LSB. The reference and input signal are already
settled.
10-bit ADC, linearity parameters (MSP430x20x2 only)
PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT
E
I
Integral linearity error 2.2 V/3 V ±1 LSB
E
D
Differential linearity error 2.2 V/3 V ±1 LSB
E
O
Offset error
Source impedance R
S
< 100 , 2.2 V/3 V ±1 LSB
E
G
Gain error
2.2 V/3 V ±1.1 ±2 LSB
E
T
Total unadjusted error
2.2 V/3 V ±2 ±5 LSB