Datasheet

  
  
SLAS491A − AUGUST 2005 − REVISED OCTOBER 2005
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Terminal Functions, MSP430x20x3 (Continued)
TERMINAL
NAME
PW, or N RSA
I/O
DESCRIPTION
NAME
NO. NO.
I/O
DESCRIPTION
XIN/P2.6/TA1 13 12 I/O Input terminal of crystal oscillator
General-purpose digital I/O pin
Timer_A, compare: Out1 output
XOUT/P2.7 12 11 I/O Output terminal of crystal oscillator
General-purpose digital I/O pin
RST/NMI/SBWTDIO 10 9 I Reset or nonmaskable interrupt input
Spy-Bi-Wire test data input/output during programming and test
TEST/SBWTCK 11 10 I Selects test mode for JTAG pins on Port1. The device protection fuse is
connected to TEST.
Spy-Bi-Wire test clock input during programming and test
V
CC
1 NA Supply voltage
V
SS
14 NA Ground reference
DV
CC
NA 16 Digital supply voltage
AV
CC
NA 15 Analog supply voltage
DV
SS
NA 14 Digital ground reference
AV
SS
NA 13 Analog ground reference
QFN Pad NA Package
Pad
NA QFN package pad connection to V
SS
recommended.
†
TDO or TDI is selected via JTAG instruction.
NOTE: If XOUT/P2.7 is used as an input, excess current will flow until P2SEL.7 is cleared. This is due to the oscillator output driver connection
to this pad after reset.