Datasheet

MSP430F20x3
MSP430F20x2
MSP430F20x1
www.ti.com SLAS491I –AUGUST 2005–REVISED DECEMBER 2012
SD16_A, Power Supply and Recommended Operating Conditions (MSP430F20x3)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS T
A
V
CC
MIN TYP MAX UNIT
Analog supply voltage AV
CC
= DV
CC
= V
CC
,
AV
CC
2.5 3.6 V
range AV
SS
= DV
SS
= V
SS
= 0 V
-40°C to 85°C 730 1050
GAIN: 1,2
105°C 1170
SD16LP = 0,
-40°C to 85°C 810 1150
f
SD16
= 1 MHz, GAIN: 4,8,16
105°C 1300
SD16OSR = 256
Analog supply current
-40°C to 85°C 1160 1700
I
SD16
including internal GAIN: 32 3 V µA
105°C 1850
reference
-40°C to 85°C 720 1030
GAIN: 1
SD16LP = 1,
105°C 1160
f
SD16
= 0.5 MHz,
-40°C to 85°C 810 1150
SD16OSR = 256
GAIN: 32
105°C 1300
SD16LP = 0
0.03 1 1.1
(Low power mode disabled)
SD16 input clock
f
SD16
3 V MHz
frequency
SD16LP = 1
0.03 0.5
(Low power mode enabled)
SD16_A, Input Range (MSP430F20x3)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
MIN TYP MAX UNIT
-(V
REF
/2)/ +(V
REF
/2)/
Bipolar mode, SD16UNI = 0
GAIN GAIN
Differential full scale input voltage
V
ID,FSR
mV
range
(1)
+(V
REF
/2)/
Unipolar mode, SD16UNI = 1 0
GAIN
SD16GAINx = 1 ±500
SD16GAINx = 2 ±250
SD16GAINx = 4 ±125
Differential input voltage range for
V
ID
SD16REFON = 1 mV
specified performance
(1)
SD16GAINx = 8 ±62
SD16GAINx = 16 ±31
SD16GAINx = 32 ±15
SD16GAINx = 1 200
Input impedance
Z
I
f
SD16
= 1 MHz 3 V kΩ
(one input pin to AV
SS
)
SD16GAINx = 32 75
SD16GAINx = 1 300 400
Differential input impedance
Z
ID
f
SD16
= 1 MHz 3 V kΩ
(IN+ to IN-)
SD16GAINx = 32 100 150
V
I
Absolute input voltage range AV
SS
- 0.1 AV
CC
V
Common-mode input voltage
V
IC
AV
SS
- 0.1 AV
CC
V
range
(1) The analog input range depends on the reference voltage applied to V
REF
. If V
REF
is sourced externally, the full-scale range is defined
by V
FSR+
= +(V
REF
/2)/GAIN and V
FSR-
= -(V
REF
/2)/GAIN. The analog input range should not exceed 80% of V
FSR+
or V
FSR-
.
Copyright © 2005–2012, Texas Instruments Incorporated Submit Documentation Feedback 43