Datasheet
From JTAG
From JTAG (TDO)
Bus
Keeper
EN
Direction
0: Input
1: Output
P1SEL.7
1
0
P1DIR.7
P1IN.7
P1IRQ.7
D
EN
Module X IN
1
0
Module X OUT
P1OUT.7
Interrupt
Edge
Select
Q
EN
Set
P1SEL.7
P1IES.7
P1IFG.7
P1IE.7
P1.7/CAOUT/CA7/TDO/TDI
1
0
DVSS
DVCC
P1REN.7
To JTAG
From JTAG
1
CAPD.7
Pad Logic
From Comparator_A+
To Comparator_A+
MSP430F20x3
MSP430F20x2
MSP430F20x1
SLAS491I –AUGUST 2005–REVISED DECEMBER 2012
www.ti.com
Port P1 (P1.7) Pin Schematics, MSP430F20x1
Table 19. Control Signal "From Comparator_A+"
SIGNAL "From Comparator_A+" = 1
PIN NAME FUNCTION
P2CA3 P2CA2 P2CA1
P1.7/CAOUT/CA7/TDO/TDI CA7 1 1 1
52 Submit Documentation Feedback Copyright © 2005–2012, Texas Instruments Incorporated