Datasheet

  
  
SLAS272F − JULY 2000 − REVISED JUNE 2004
27
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
outputs − Ports P1, P2, P3, P4, P5, and P6
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
I
OH(max)
= −1 mA, V
CC
= 2.2 V, See Note 1 V
CC
−0.25 V
CC
V
OH
High-level output voltage
I
OH(max)
= −6 mA, V
CC
= 2.2 V, See Note 2 V
CC
−0.6 V
CC
V
V
OH
High-level output voltage
I
OH(max)
= −1 mA,
V
CC
= 3 V, See Note 1 V
CC
−0.25 V
CC
V
I
OH(max)
= −6 mA, V
CC
= 3 V, See Note 2 V
CC
−0.6 V
CC
I
OL(max)
= 1.5 mA, V
CC
= 2.2 V, See Note 1 V
SS
V
SS
+0.25
V
OL
Low-level output voltage
I
OL(max)
= 6 mA, V
CC
= 2.2 V, See Note 2 V
SS
V
SS
+0.6
V
V
OL
Low-level output voltage
I
OL(max)
= 1.5 mA, V
CC
= 3 V, See Note 1 V
SS
V
SS
+0.25
V
I
OL(max)
= 6 mA, V
CC
= 3 V, See Note 2 V
SS
V
SS
+0.6
NOTES: 1. The maximum total current, I
OH(max)
and I
OL(max),
for all outputs combined, should not exceed ±6 mA to satisfy the maximum
specified voltage drop.
2. The maximum total current, I
OH(max)
and I
OL(max),
for all outputs combined, should not exceed ±24 mA to satisfy the maximum
specified voltage drop.
output frequency
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
f
TAx
TA0..2, TB0−TB6,
Internal clock source, SMCLK signal
applied (see Note 1)
C
L
= 20 pF DC f
System
MHz
f
ACLK,
f
MCLK,
f
SMCLK
P5.6/ACLK, P5.4/MCLK, P5.5/SMCLK C
L
= 20 pF f
System
MHz
P2.0/ACLK
f
ACLK
= f
LFXT1
= f
XT1
40% 60%
P2.0/ACLK
C
L
= 20 pF,
V = 2.2 V / 3 V
f
ACLK
= f
LFXT1
= f
LF
30% 70%
C
L
= 20 pF,
V
CC
= 2.2 V / 3 V
f
ACLK
= f
LFXT1/n
50%
f
SMCLK
= f
LFXT1
= f
XT1
40% 60%
t
Xdc
Duty cycle of output frequency,
P1.4/SMCLK,
f
SMCLK
= f
LFXT1
= f
LF
35% 65%
Xdc
P1.4/SMCLK,
C
L
= 20 pF,
V
CC
= 2.2 V / 3 V
f
SMCLK
= f
LFXT1/n
50%−
15 ns
50%
50%−
15 ns
V
CC
= 2.2 V / 3 V
f
SMCLK
= f
DCOCLK
50%−
15 ns
50%
50%−
15 ns
NOTE 1: The limits of the system clock MCLK has to be met; the system (MCLK) frequency should not exceed the limits. MCLK and SMCLK
frequencies can be different.