Datasheet

Direction
0: Input
1: Output
P1IN.3
P1IRQ.3
D
EN
Not used
Interrupt
Edge Select
Q
EN
Set
P1SEL.3
P1IES.3
P1IFG.3
P1IE.3
DVSS
DVCC
P1REN.3
Pad Logic
11
0
P1.3/UTXD0/SD1DO
Bus
Keeper
EN
P1SEL.3
P1DIR.3
P1OUT.3
1
0
1
0
0
1
0
1
P1SEL2.3
USART0
direction
USART0
data out
SD24_A data
MSP430AFE2x3
MSP430AFE2x2
MSP430AFE2x1
www.ti.com SLAS701A –NOVEMBER 2010–REVISED MARCH 2011
Port P1 Pin Schematic: P1.3 Input/Output With Schmitt Trigger
Table 19. Port P1 (P1.3) Pin Functions
CONTROL BITS / SIGNALS
(1)
PIN NAME (P1.x) x FUNCTION
P1DIR.x P1SEL.x P1SEL2.x
P1.3 (I/O) I: 0, O: 1 0 X
P1.3/UTXD0/SD1DO 3 UTXD0 X 1 0
SD1DO 1 1 1
(1) X = don't care
Copyright © 2010–2011, Texas Instruments Incorporated Submit Documentation Feedback 35