Datasheet

P7.0/TB0.0
P7.1/TB0.1
P7.2/TB0.2
P7.3/TB0.3
P7.4/TB0.4
P7.5/TB0.5
Direction
0:Input
1:Output
P7SEL.x
1
0
P7DIR.x
P7IN.x
EN
Tomodule
1
0
Frommodule
P7OUT.x
1
0
DV
SS
DV
IO
P7REN.x
PadLogic
1
P7DS.x
0:Lowdrive
1:Highdrive
D
MSP430F5229, MSP430F5227, MSP430F5224, MSP430F5222
MSP430F5219, MSP430F5217, MSP430F5214, MSP430F5212
www.ti.com SLAS718D –NOVEMBER 2012–REVISED OCTOBER 2013
Port P7, P7.0 to P7.5, Input/Output With Schmitt Trigger
Table 55. Port P7 (P7.0 to P7.5) Pin Functions
CONTROL BITS AND SIGNALS
PIN NAME (P7.x) x FUNCTION
P7DIR.x P7SEL.x
P7.0/TB0.0
(1)
0 P7.0 (I/O) I: 0; O: 1 0
TB0.CCI0A 0 1
TB0.0 1 1
P7.1/TB0.1
(1)
1 P7.1 (I/O) I: 0; O: 1 0
TB0.CCI1A 0 1
TB0.1 1 1
P7.2/TB0.2
(1)
2 P7.2 (I/O) I: 0; O: 1 0
TB0.CCI2A 0 1
TB0.2 1 1
P7.3/TB0.3
(1)
3 P7.3 (I/O) I: 0; O: 1 0
TB0.CCI3A 0 1
TB0.3 1 1
P7.4/TB0.4
(1)
4 P7.4 (I/O) I: 0; O: 1 0
TB0.CCI4A 0 1
TB0.4 1 1
P7.5/TB0.5
(1)
5 P7.5 (I/O) I: 0; O: 1 0
TB0.CCI5A 0 1
TB0.5 1 1
(1) Not available on RGZ package types.
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 93
Product Folder Links: MSP430F5229 MSP430F5227 MSP430F5224 MSP430F5222 MSP430F5219 MSP430F5217
MSP430F5214 MSP430F5212