Datasheet

P5.5/XOUT
P5SEL.5
1
0
P5DIR.5
P5IN.5
EN
ModuleXIN
1
0
ModuleXOUT
P5OUT.5
1
0
DV
SS
DV
CC
P5REN.5
PadLogic
1
P5DS.5
0:Lowdrive
1:Highdrive
D
Bus
Keeper
toXT1
XT1BYPASS
MSP430F5229, MSP430F5227, MSP430F5224, MSP430F5222
MSP430F5219, MSP430F5217, MSP430F5214, MSP430F5212
SLAS718D –NOVEMBER 2012–REVISED OCTOBER 2013 www.ti.com
Table 53. Port P5 (P5.4 and P5.5) Pin Functions
CONTROL BITS AND SIGNALS
(1)
PIN NAME (P5.x) x FUNCTION
P5DIR.x P5SEL.4 P5SEL.5 XT1BYPASS
P5.4/XIN 4 P5.4 (I/O) I: 0; O: 1 0 X X
XIN crystal mode
(2)
X 1 X 0
XIN bypass mode
(2)
X 1 X 1
P5.5/XOUT 5 P5.5 (I/O) I: 0; O: 1 0 X X
XOUT crystal mode
(3)
X 1 X 0
P5.5 (I/O)
(3)
X 1 X 1
(1) X = Don't care
(2) Setting P5SEL.4 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P5.4 is configured for crystal
mode or bypass mode.
(3) Setting P5SEL.4 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.5 can be used as
general-purpose I/O.
90 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: MSP430F5229 MSP430F5227 MSP430F5224 MSP430F5222 MSP430F5219 MSP430F5217
MSP430F5214 MSP430F5212