Datasheet
P5.0/(A8/VeREF+)
P5.1/(A9/VeREF–)
P5SEL.x
1
0
P5DIR.x
P5IN.x
EN
Tomodule
1
0
Frommodule
P5OUT.x
1
0
DV
SS
DV
CC
P5REN.x
PadLogic
1
P5DS.x
0:Lowdrive
1:Highdrive
D
Bus
Keeper
to/fromReference
(n/aMSP430F521x)
to ADC10
INCHx=x
(n/aMSPF430F521x)
(n/aMSPF430F521x)
MSP430F5229, MSP430F5227, MSP430F5224, MSP430F5222
MSP430F5219, MSP430F5217, MSP430F5214, MSP430F5212
SLAS718D –NOVEMBER 2012–REVISED OCTOBER 2013
www.ti.com
Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger
Table 51. Port P5 (P5.0 and P5.1) Pin Functions
CONTROL BITS AND SIGNALS
(1)
PIN NAME (P5.x) x FUNCTION
P5DIR.x P5SEL.x REFOUT
(2)
P5.0/A8/VeREF+ 0 P5.0 (I/O)
(3)
I: 0; O: 1 0 X
A8/VeREF+
(4)
X 1 0
P5.1/A9/VeREF– 1 P5.1 (I/O)
(3)
I: 0; O: 1 0 X
A9/VeREF–
(5)
X 1 0
(1) X = Don't care
(2) REFOUT resides in the REF module.
(3) Default condition
(4) Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog
signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC10_A. Channel A8, when selected with
the INCHx bits, is connected to the VeREF+ pin.
(5) Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog
signals. An external voltage can be applied to VeREF- and used as the reference for the ADC10_A. Channel A9, when selected with the
INCHx bits, is connected to the VeREF- pin.
86 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: MSP430F5229 MSP430F5227 MSP430F5224 MSP430F5222 MSP430F5219 MSP430F5217
MSP430F5214 MSP430F5212