Datasheet
MSP430F5229, MSP430F5227, MSP430F5224, MSP430F5222
MSP430F5219, MSP430F5217, MSP430F5214, MSP430F5212
www.ti.com
SLAS718D –NOVEMBER 2012–REVISED OCTOBER 2013
USCI (UART Mode), Recommended Operating Conditions
PARAMETER CONDITIONS V
CC
MIN TYP MAX UNIT
Internal: SMCLK, ACLK
f
USCI
USCI input clock frequency External: UCLK f
SYSTEM
MHz
Duty cycle = 50% ± 10%
BITCLK clock frequency
f
BITCLK
1 MHz
(equals baud rate in MBaud)
USCI (UART Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
V
IO
MIN TYP MAX UNIT
1.8 V 1.62 V to 1.80 V 50 600
t
τ
UART receive deglitch time
(1)
ns
3.0 V 1.62 V to 1.98 V 50 600
(1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are
correctly recognized, their duration should exceed the maximum specification of the deglitch time.
USCI (SPI Master Mode), Recommended Operating Conditions
PARAMETER CONDITIONS V
CC
MIN TYP MAX UNIT
Internal: SMCLK or ACLK,
f
USCI
USCI input clock frequency f
SYSTEM
MHz
Duty cycle = 50% ± 10%
USCI (SPI Master Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
(see Note
(1)
, Figure 14 and Figure 15)
PARAMETER TEST CONDITIONS V
CC
V
IO
MIN TYP MAX UNIT
SMCLK or ACLK,
f
USCI
USCI input clock frequency f
SYSTEM
MHz
Duty cycle = 50% ± 10%
1.8 V 1.62 V to 1.80 V 55
PMMCOREV = 0 ns
3.0 V 1.62 V to 1.98 V 55
t
SU,MI
SOMI input data setup time
2.4 V 1.62 V to 1.98 V 35
PMMCOREV = 3 ns
3.0 V 1.62 V to 1.98 V 35
1.8 V 1.62 V to 1.80 V 0
PMMCOREV = 0 ns
3.0 V 1.62 V to 1.98 V 0
t
HD,MI
SOMI input data hold time
2.4 V 1.62 V to 1.98 V 0
PMMCOREV = 3 ns
3.0 V 1.62 V to 1.98 V 0
UCLK edge to SIMO valid, 1.8 V 1.62 V to 1.80 V 20
C
L
= 20 pF, ns
3.0 V 1.62 V to 1.98 V 20
PMMCOREV = 0
SIMO output data valid
t
VALID,MO
time
(2)
UCLK edge to SIMO valid, 2.4 V 1.62 V to 1.98 V 16
C
L
= 20 pF, ns
3.0 V 1.62 V to 1.98 V 16
PMMCOREV = 3
1.8 V 1.62 V to 1.80 V -10
C
L
= 20 pF,
ns
PMMCOREV = 0
3.0 V 1.62 V to 1.98 V -10
SIMO output data hold
t
HD,MO
time
(3)
2.4 V 1.62 V to 1.98 V -10
C
L
= 20 pF,
ns
PMMCOREV = 3
3.0 V 1.62 V to 1.98 V -10
(1) f
UCxCLK
= 1/2t
LO/HI
with t
LO/HI
≥ max(t
VALID,MO(USCI)
+ t
SU,SI(Slave)
, t
SU,MI(USCI)
+ t
VALID,SO(Slave)
).
For the slave's parameters t
SU,SI(Slave)
and t
VALID,SO(Slave)
see the SPI parameters of the attached slave.
(2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams
in Figure 14 and Figure 15.
(3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data
on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in
Figure 14 and Figure 15.
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 69
Product Folder Links: MSP430F5229 MSP430F5227 MSP430F5224 MSP430F5222 MSP430F5219 MSP430F5217
MSP430F5214 MSP430F5212