Datasheet

MSP430F5229, MSP430F5227, MSP430F5224, MSP430F5222
MSP430F5219, MSP430F5217, MSP430F5214, MSP430F5212
SLAS718D –NOVEMBER 2012–REVISED OCTOBER 2013 www.ti.com
Timer_A
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
V
IO
MIN TYP MAX UNIT
Internal: SMCLK, ACLK 1.8 V 1.62 V to 1.8 V 25
f
TA
Timer_A input clock frequency External: TACLK MHz
3.0 V 1.62 V to 1.98 V 25
Duty cycle = 50% ± 10%
All capture inputs, 1.8 V 1.62 V to 1.8 V 20
t
TA,cap
Timer_A capture timing
(1)
Minimum pulse duration ns
3.0 V 1.62 V to 1.98 V 20
required for capture
(1) The external signal sets the interrupt flag every time the minimum parameters are met. It may be set even with trigger signals shorter
than t
TA,cap
.
Timer_B
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
V
IO
MIN TYP MAX UNIT
Internal: SMCLK, ACLK 1.8 V 1.62 V to 1.8 V 25
f
TB
Timer_B input clock frequency External: TBCLK MHz
3.0 V 1.62 V to 1.98 V 25
Duty cycle = 50% ± 10%
All capture inputs, 1.8 V 1.62 V to 1.8 V 20
t
TB,cap
Timer_B capture timing
(1)
Minimum pulse duration ns
3.0 V 1.62 V to 1.98 V 20
required for capture
(1) The external signal sets the interrupt flag every time the minimum parameters are met. It may be set even with trigger signals shorter
than t
TB,cap
.
68 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: MSP430F5229 MSP430F5227 MSP430F5224 MSP430F5222 MSP430F5219 MSP430F5217
MSP430F5214 MSP430F5212