Datasheet

MSP430F5229, MSP430F5227, MSP430F5224, MSP430F5222
MSP430F5219, MSP430F5217, MSP430F5214, MSP430F5212
www.ti.com SLAS718D –NOVEMBER 2012–REVISED OCTOBER 2013
Low-Power Mode Supply Currents (Into V
CC
) Excluding External Current
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
(1)(2)
-40 °C 25 °C 60 °C 85°C
PARAMETER V
CC
PMMCOREVx UNIT
TYP MAX TYP MAX TYP MAX TYP MAX
2.2 V 0 73 77 91 80 85 97
I
LPM0,1MHz
Low-power mode 0
(3)(4)
µA
3.0 V 3 79 83 99 88 95 107
2.2 V 0 6.5 6.5 12 10 11 17
I
LPM2
Low-power mode 2
(5)(4)
µA
3.0 V 3 7.0 7.0 13 11 12 18
0 1.60 1.90 2,8 6.0
2.2 V 1 1.65 2.00 3.0 6.3
2 1.75 2.15 3.2 6.6
Low-power mode 3, crystal
I
LPM3,XT1LF
0 1.8 2.1 2.9 3.0 6.2 9.4 µA
mode
(6)(4)
1 1.9 2.3 3.2 6.5
3.0 V
2 2.0 2.4 3.3 6.8
3 2.0 2.5 3.9 3.4 6.8 10.9
0 1.1 1.4 2.7 2.0 6.1 9.7
1 1.1 1.4 2.2 6.4
Low-power mode 3,
I
LPM3,VLO
3.0 V µA
VLO mode
(7)(4)
2 1.2 1.5 2.3 6.8
3 1.3 1.6 3.0 2.3 6.8 10.9
0 0.9 1.1 1.5 2.0 5.1 8.8
1 1.1 1.2 2.1 5.3
I
LPM4
Low-power mode 4
(8)(4)
3.0 V µA
2 1.2 1.2 2.2 5.5
3 1.3 1.3 1.6 2.2 5.5 9.8
I
LPM4.5
Low-power mode 4.5
(9)
3.0 V 0.15 0.18 0.35 0.26 0.5 1.0 µA
Current supplied from
DVIO while DVCC = AVCC
= 0 V,
I
DVIO_START
DVIO = 1.62 V to 1.98 V, 0 V 1.8 1.8 1.8 1.8 µA
All DVIO I/O floating
including BSLEN and
RST/NMI
(1) All inputs are tied to 0 V or to V
CC
. Outputs do not source or sink any current.
(2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load
capacitance are chosen to closely match the required 12.5 pF.
(3) Current for the watchdog timer clocked by SMCLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0).
CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0); f
ACLK
= 32768 Hz, f
MCLK
= 0 MHz, f
SMCLK
= f
DCO
= 1 MHz
(4) Current for brownout and high-side supervisor (SVS
H
) normal mode included. Low-side supervisor (SVS
L
) and low-side monitor (SVM
L
)
disabled. High-side monitor (SVM
H
) disabled. RAM retention enabled.
(5) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0).
CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2); f
ACLK
= 32768 Hz, f
MCLK
= 0 MHz, f
SMCLK
= f
DCO
= 0 MHz; DCO setting = 1
MHz operation, DCO bias generator enabled.)
(6) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0).
CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); f
ACLK
= 32768 Hz, f
MCLK
= f
SMCLK
= f
DCO
= 0 MHz
(7) Current for watchdog timer and RTC clocked by ACLK included. ACLK = VLO.
CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); f
ACLK
= f
VLO
, f
MCLK
= f
SMCLK
= f
DCO
= 0 MHz
(8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4); f
DCO
= f
ACLK
= f
MCLK
= f
SMCLK
= 0 MHz
(9) Internal regulator disabled. No data retention.
CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5); f
DCO
= f
ACLK
= f
MCLK
= f
SMCLK
= 0 MHz
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 53
Product Folder Links: MSP430F5229 MSP430F5227 MSP430F5224 MSP430F5222 MSP430F5219 MSP430F5217
MSP430F5214 MSP430F5212