Datasheet

MSP430F5229, MSP430F5227, MSP430F5224, MSP430F5222

MSP430F5219, MSP430F5217, MSP430F5214, MSP430F5212

www.ti.com

SLAS718D –NOVEMBER 2012–REVISED OCTOBER 2013

Table 43. USCI_A1 Registers (Base Address: 0600h) (continued)

USCI transmit buffer UCA1TXBUF 0Eh

USCI LIN control UCA1ABCTL 10h

USCI IrDA transmit control UCA1IRTCTL 12h

USCI IrDA receive control UCA1IRRCTL 13h

USCI interrupt enable UCA1IE 1Ch

USCI interrupt flags UCA1IFG 1Dh

USCI interrupt vector word UCA1IV 1Eh

Table 44. USCI_B1 Registers (Base Address: 0620h)

USCI synchronous control 1 UCB1CTL1 00h

USCI synchronous control 0 UCB1CTL0 01h

USCI synchronous bit rate 0 UCB1BR0 06h

USCI synchronous bit rate 1 UCB1BR1 07h

USCI synchronous status UCB1STAT 0Ah

USCI synchronous receive buffer UCB1RXBUF 0Ch

USCI synchronous transmit buffer UCB1TXBUF 0Eh

USCI I2C own address UCB1I2COA 10h

USCI I2C slave address UCB1I2CSA 12h

USCI interrupt enable UCB1IE 1Ch

USCI interrupt flags UCB1IFG 1Dh

USCI interrupt vector word UCB1IV 1Eh

Table 45. ADC10_A Registers (Base Address: 0740h)

ADC10_A Control register 0 ADC10CTL0 00h

ADC10_A Control register 1 ADC10CTL1 02h

ADC10_A Control register 2 ADC10CTL2 04h

ADC10_A Window Comparator Low Threshold ADC10LO 06h

ADC10_A Window Comparator High Threshold ADC10HI 08h

ADC10_A Memory Control Register 0 ADC10MCTL0 0Ah

ADC10_A Conversion Memory Register ADC10MEM0 12h

ADC10_A Interrupt Enable ADC10IE 1Ah

ADC10_A Interrupt Flags ADC10IGH 1Ch

ADC10_A Interrupt Vector Word ADC10IV 1Eh

Table 46. Comparator_B Registers (Base Address: 08C0h)

Comp_B control register 0 CBCTL0 00h

Comp_B control register 1 CBCTL1 02h

Comp_B control register 2 CBCTL2 04h

Comp_B control register 3 CBCTL3 06h

Comp_B interrupt register CBINT 0Ch

Comp_B interrupt vector word CBIV 0Eh

Product Folder Links: MSP430F5229 MSP430F5227 MSP430F5224 MSP430F5222 MSP430F5219 MSP430F5217

MSP430F5214 MSP430F5212