Datasheet
MSP430F5229, MSP430F5227, MSP430F5224, MSP430F5222
MSP430F5219, MSP430F5217, MSP430F5214, MSP430F5212
www.ti.com
SLAS718D –NOVEMBER 2012–REVISED OCTOBER 2013
Peripheral File Map
Table 18. Peripherals
OFFSET ADDRESS
MODULE NAME BASE ADDRESS
RANGE
Special Functions (see Table 19) 0100h 000h-01Fh
PMM (see Table 20) 0120h 000h-010h
Flash Control (see Table 21) 0140h 000h-00Fh
CRC16 (see Table 22) 0150h 000h-007h
RAM Control (see Table 23) 0158h 000h-001h
Watchdog (see Table 24) 015Ch 000h-001h
UCS (see Table 25) 0160h 000h-01Fh
SYS (see Table 26) 0180h 000h-01Fh
Shared Reference (see Table 27) 01B0h 000h-001h
Port Mapping Control (see Table 28) 01C0h 000h-002h
Port Mapping Port P4 (see Table 28) 01E0h 000h-007h
Port P1, P2 (see Table 29) 0200h 000h-01Fh
Port P3, P4 (see Table 30) 0220h 000h-00Bh
Port P5, P6 (see Table 31) 0240h 000h-00Bh
Port P7 (see Table 32) 0260h 000h-00Bh
Port PJ (see Table 33) 0320h 000h-01Fh
TA0 (see Table 34) 0340h 000h-02Eh
TA1 (see Table 35) 0380h 000h-02Eh
TB0 (see Table 36) 03C0h 000h-02Eh
TA2 (see Table 37) 0400h 000h-02Eh
Real-Time Clock (RTC_A) (see Table 38) 04A0h 000h-01Bh
32-Bit Hardware Multiplier (see Table 39) 04C0h 000h-02Fh
DMA General Control (see Table 40) 0500h 000h-00Fh
DMA Channel 0 (see Table 40) 0510h 000h-00Ah
DMA Channel 1 (see Table 40) 0520h 000h-00Ah
DMA Channel 2 (see Table 40) 0530h 000h-00Ah
USCI_A0 (see Table 41) 05C0h 000h-01Fh
USCI_B0 (see Table 42) 05E0h 000h-01Fh
USCI_A1 (see Table 43) 0600h 000h-01Fh
USCI_B1 (see Table 44) 0620h 000h-01Fh
ADC10_A (see Table 45) 0740h 000h-01Fh
Comparator_B (see Table 46) 08C0h 000h-00Fh
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 39
Product Folder Links: MSP430F5229 MSP430F5227 MSP430F5224 MSP430F5222 MSP430F5219 MSP430F5217
MSP430F5214 MSP430F5212