Datasheet

MSP430F5229, MSP430F5227, MSP430F5224, MSP430F5222
MSP430F5219, MSP430F5217, MSP430F5214, MSP430F5212
www.ti.com SLAS718D –NOVEMBER 2012–REVISED OCTOBER 2013
Table 3. Terminal Functions (continued)
TERMINAL
NO. I/O
(1)
DESCRIPTION
NAME
RGC ZQE YFF RGZ
General-purpose digital I/O
Clock signal input – USCI_B0 SPI slave mode
P3.2/UCB0CLK/UCA0STE
(5)
36 G8 G6 24 I/O
Clock signal output – USCI_B0 SPI master mode
Slave transmit enable – USCI_A0 SPI mode
General-purpose digital I/O
P3.3/UCA0TXD/UCA0SIMO
(5)
37 G9 H7 25 I/O
Transmit data – USCI_A0 UART mode
Slave in, master out – USCI_A0 SPI mode
General-purpose digital I/O
P3.4/UCA0RXD/UCA0SOMI
(5)
38 G7 G5 26 I/O
Receive data – USCI_A0 UART mode
Slave out, master in – USCI_A0 SPI mode
DVSS 39 F9 H6 27 Digital ground supply
DVIO
(6)
40 E9 H5 28 Digital I/O power supply
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.0/PM_UCB1STE/
41 E8 F5 29 I/O
Default mapping: Slave transmit enable – USCI_B1 SPI mode
PM_UCA1CLK
(5)
Default mapping: Clock signal input – USCI_A1 SPI slave mode
Default mapping: Clock signal output – USCI_A1 SPI master mode
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.1/PM_UCB1SIMO/
42 E7 H4 30 I/O
PM_UCB1SDA
(7)
Default mapping: Slave in, master out – USCI_B1 SPI mode
Default mapping: I2C data – USCI_B1 I2C mode
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.2/PM_UCB1SOMI/
43 D9 E5 31 I/O
PM_UCB1SCL
(7)
Default mapping: Slave out, master in – USCI_B1 SPI mode
Default mapping: I2C clock – USCI_B1 I2C mode
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.3/PM_UCB1CLK/
44 D8 G4 32 I/O
Default mapping: Clock signal input – USCI_B1 SPI slave mode
PM_UCA1STE
(7)
Default mapping: Clock signal output – USCI_B1 SPI master mode
Default mapping: Slave transmit enable – USCI_A1 SPI mode
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.4/PM_UCA1TXD/
45 D7 H3 33 I/O
PM_UCA1SIMO
(7)
Default mapping: Transmit data – USCI_A1 UART mode
Default mapping: Slave in, master out – USCI_A1 SPI mode
General-purpose digital I/O with reconfigurable port mapping secondary
function
P4.5/PM_UCA1RXD/
46 C9 F4 34 I/O
PM_UCA1SOMI
(7)
Default mapping: Receive data – USCI_A1 UART mode
Default mapping: Slave out, master in – USCI_A1 SPI mode
General-purpose digital I/O with reconfigurable port mapping secondary
P4.6/PM_NONE
(7)
47 C8 H2 35 I/O
function
Default mapping: no secondary function
General-purpose digital I/O with reconfigurable port mapping secondary
function (not available on all device types)
P4.7/PM_NONE
(7)
48 C7 G3 N/A I/O
Default mapping: no secondary function (not available on all device
types)
(6) The voltage on DVIO is not supervised or monitored.
(7) This pin function is supplied by DVIO. See Electrical Characteristics for input and output requirements.
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: MSP430F5229 MSP430F5227 MSP430F5224 MSP430F5222 MSP430F5219 MSP430F5217
MSP430F5214 MSP430F5212