Datasheet

P1.4/MCLK/CB1/A4
P1.5/SMCLK/CB0/A5
1
DVCC
DVSS
0
0
0
1
1
0
1
0
1
Bus
Keeper
D
EN
0
0
1
1
0
1
0
1
P1DS.x
EN
SET
Q
A0..A3
Interrupt
Edge
Select
From ADC
P1REN.x
P1DIR.x
P1OUT.x
From MCLK, SMCLK
DVSS
P1SEL0.x
P1SEL1.x
P1IN.x
Not Used
P1IE.x
P1IRQ.x
P1IFG.x
P1SEL.x
P1IES.x
to Comparator_B
from Comparator_B
CBPD.z
ECCN 5E002 TSPA - Technology / Software Publicly Available
MSP430F677x , MSP430F676x , MSP430F674x
SLAS768D –SEPTEMBER 2012–REVISED DECEMBER 2013 www.ti.com
Port P1, P1.4 and P1.5 Input/Output With Schmitt Trigger (MSP430F677xIPEU and
MSP430F677xIPZ)
98 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated