Datasheet

ECCN 5E002 TSPA - Technology / Software Publicly Available
MSP430F677x
,
MSP430F676x
,
MSP430F674x
www.ti.com
SLAS768D SEPTEMBER 2012REVISED DECEMBER 2013
Table 47. TA1 Registers (Base Address: 0380h)
REGISTER DESCRIPTION REGISTER OFFSET
TA1 control TA1CTL 00h
Capture/compare control 0 TA1CCTL0 02h
Capture/compare control 1 TA1CCTL1 04h
TA1 counter register TA1R 10h
Capture/compare register 0 TA1CCR0 12h
Capture/compare register 1 TA1CCR1 14h
TA1 expansion register 0 TA1EX0 20h
TA1 interrupt vector TA1IV 2Eh
Table 48. TA2 Registers (Base Address: 0400h)
REGISTER DESCRIPTION REGISTER OFFSET
TA2 control TA2CTL 00h
Capture/compare control 0 TA2CCTL0 02h
Capture/compare control 1 TA2CCTL1 04h
TA2 counter register TA2R 10h
Capture/compare register 0 TA2CCR0 12h
Capture/compare register 1 TA2CCR1 14h
TA2 expansion register 0 TA2EX0 20h
TA2 interrupt vector TA2IV 2Eh
Table 49. TA3 Registers (Base Address: 0440h)
REGISTER DESCRIPTION REGISTER OFFSET
TA3 control TA3CTL 00h
Capture/compare control 0 TA3CCTL0 02h
Capture/compare control 1 TA3CCTL1 04h
TA3 counter register TA3R 10h
Capture/compare register 0 TA3CCR0 12h
Capture/compare register 1 TA3CCR1 14h
TA3 expansion register 0 TA3EX0 20h
TA3 interrupt vector TA3IV 2Eh
Table 50. Backup Memory Registers (Base Address: 0480h)
REGISTER DESCRIPTION REGISTER OFFSET
Backup Memory 0 BAKMEM0 00h
Backup Memory 1 BAKMEM1 02h
Backup Memory 2 BAKMEM2 04h
Backup Memory 3 BAKMEM3 06h
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 49