Datasheet

ECCN 5E002 TSPA - Technology / Software Publicly Available
MSP430F677x , MSP430F676x , MSP430F674x
www.ti.com SLAS768D –SEPTEMBER 2012–REVISED DECEMBER 2013
TA0 (Link to User's Guide)
TA0 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. TA0 can support multiple
capture/compares, PWM outputs, and interval timing. TA0 also has extensive interrupt capabilities. Interrupts
may be generated from the counter on overflow conditions and from each of the capture/compare registers.
Table 19. TA0 Signal Connections
DEVICE INPUT MODULE INPUT MODULE OUTPUT
MODULE BLOCK DEVICE OUTPUT SIGNAL
SIGNAL NAME SIGNAL
PM_TACLK TACLK
ACLK (internal) ACLK
Timer NA NA
SMCLK (internal) SMCLK
PM_TACLK INCLK
PM_TA0.0 CCI0A PM_TA0.0
CBOUT (Internal) CCI0B
CCR0 TA0
DVSS GND
DVCC VCC
PM_TA0.1 CCI1A PM_TA0.1
ADC10_A (internal)
ACLK (internal) CCI1B
ADC10SHSx = 001b
CCR1 TA1
SD24_B (internal)
DVSS GND
SD24CHx.SD24SCSx = 001b
DVCC VCC
PM_TA0.2 CCI2A PM_TA0.2
DVSS CCI2B
CCR2 TA2
DVSS GND
DVCC VCC
TA1 (Link to User's Guide)
TA1 is a 16-bit timer/counter (Timer_A type) with two capture/compare registers. TA1 can support multiple
capture/compares, PWM outputs, and interval timing. TA1 also has extensive interrupt capabilities. Interrupts
may be generated from the counter on overflow conditions and from each of the capture/compare registers.
Table 20. TA1 Signal Connections
DEVICE OUTPUT
MODULE OUTPUT
SIGNAL
DEVICE INPUT SIGNAL MODULE INPUT NAME MODULE BLOCK
SIGNAL
PZ
PM_TACLK TACLK
ACLK (internal) ACLK
Timer NA NA
SMCLK (internal) SMCLK
PM_TACLK INCLK
PM_TA1.0 CCI0A PM_TA1.0
CBOUT (Internal) CCI0B
CCR0 TA0
DVSS GND
DVCC VCC
PM_TA1.1 CCI1A PM_TA1.1
ACLK (internal) CCI1B
CCR1 TA1
DVSS GND
DVCC VCC
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 39