Datasheet

ECCN 5E002 TSPA - Technology / Software Publicly Available
MSP430F677x , MSP430F676x , MSP430F674x
SLAS768D –SEPTEMBER 2012–REVISED DECEMBER 2013 www.ti.com
Table 5. Terminal Functions – PZ Package (continued)
TERMINAL
NO. I/O
(1)
DESCRIPTION
NAME
PZ
General-purpose digital I/O
P8.0/S0 93 I/O
LCD segment output S0
General-purpose digital I/O
Timer clock input TACLK for TA0, TA1, TA2, TA3
P8.1/TACLK/RTCCLK/CB3 94 I/O
RTCCLK clock output
Comparator_B input CB3
Test mode pin – select digital I/O on JTAG pins
TEST/SBWTCK 95 I
Spy-By-Wire input clock
General-purpose digital I/O
PJ.0/TDO 96 I/O
Test data output
General-purpose digital I/O
PJ.1/TDI/TCLK 97 I/O
Test data input or Test clock input
General-purpose digital I/O
PJ.2/TMS 98 I/O
Test mode select
General-purpose digital I/O
PJ.3/TCK 99 I/O
Test clock
Reset input active low
(6)
RST/NMI/SBWTDIO 100 I/O
Non-maskable interrupt input
Spy-By-Wire data input/output
(6) When this pin is configured as reset, the internal pullup resistor is enabled by default.
22 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated