Datasheet

ECCN 5E002 TSPA - Technology / Software Publicly Available
MSP430F677x , MSP430F676x , MSP430F674x
www.ti.com SLAS768D –SEPTEMBER 2012–REVISED DECEMBER 2013
Table 5. Terminal Functions – PZ Package (continued)
TERMINAL
NO. I/O
(1)
DESCRIPTION
NAME
PZ
General-purpose digital I/O with port interrupt and mappable secondary function
Default mapping: eUSCI_B0 SPI slave out, master in
P2.5/PM_UCB0SOMI/
PM_UCB0SCL/LCDREF/ 48 I/O
Default mapping: eUSCI_B0 I2C clock
R13
External reference voltage input for regulated LCD voltage
Input/Output port of third most positive analog LCD voltage (V3 or V4)
General-purpose digital I/O with port interrupt and mappable secondary function
P2.6/PM_UCB0SIMO/ Default mapping: eUSCI_B0 SPI slave in, master out
49 I/O
PM_UCB0SDA/R03
Default mapping: eUSCI_B0 I2C data
Input/output port of lowest analog LCD voltage (V5)
General-purpose digital I/O with port interrupt and mappable secondary function
P2.7/PM_UCB0CLK/CB2 50 I/O
Default mapping: eUSCI_B0 clock input/output
Comparator_B input CB2
General-purpose digital I/O with mappable secondary function
P3.0/PM_UCA0RXD/
51 I/O
Default mapping: eUSCI_A0 UART receive data
PM_UCA0SOMI
Default mapping: eUSCI_A0 SPI slave out, master in
General-purpose digital I/O with mappable secondary function
P3.1/PM_UCA0TXD/ Default mapping: eUSCI_A0 UART transmit data
52 I/O
PM_UCA0SIMO/S39
Default mapping: eUSCI_A0 SPI slave in, master out
LCD segment output S39
General-purpose digital I/O with mappable secondary function
P3.2/PM_UCA0CLK/S38 53 I/O
Default mapping: eUSCI_A0 clock input/output
LCD segment output S38
General-purpose digital I/O with mappable secondary function
P3.3/PM_UCA1CLK/S37 54 I/O
Default mapping: eUSCI_A1 clock input/output
LCD segment output S37
General-purpose digital I/O with mappable secondary function
P3.4/PM_UCA1RXD/ Default mapping: eUSCI_A1 UART receive data
55 I/O
PM_UCA1SOMI/S36
Default mapping: eUSCI_A1 SPI slave out, master in
LCD segment output S36
General-purpose digital I/O with mappable secondary function
P3.5/PM_UCA1TXD/ Default mapping: eUSCI_A1 UART transmit data
56 I/O
PM_UCA1SIMO/S35
Default mapping: eUSCI_A1 SPI slave in, master out
LCD segment output S35
General-purpose digital I/O with mappable secondary function
P3.6/PM_UCA2RXD/ Default mapping: eUSCI_A2 UART receive data
57 I/O
PM_UCA2SOMI/S34
Default mapping: eUSCI_A2 SPI slave out, master in
LCD segment output S34
General-purpose digital I/O with mappable secondary function
P3.7/PM_UCA2TXD/ Default mapping: eUSCI_A2 UART transmit data
58 I/O
PM_UCA2SIMO/S33
Default mapping: eUSCI_A2 SPI slave in, master out
LCD segment output S33
General-purpose digital I/O with mappable secondary function
P4.0/PM_UCA2CLK/S32 59 I/O
Default mapping: eUSCI_A2 clock input/output
LCD segment output S32
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 19