Datasheet
ECCN 5E002 TSPA - Technology / Software Publicly Available
CC430F6137, CC430F6135, CC430F6127, CC430F6126, CC430F6125
CC430F5137, CC430F5135, CC430F5133
www.ti.com
SLAS554H –MAY 2009–REVISED SEPTEMBER 2013
USCI (UART Mode) Recommended Operating Conditions
PARAMETER CONDITIONS V
CC
MIN TYP MAX UNIT
Internal: SMCLK, ACLK,
f
USCI
USCI input clock frequency External: UCLK, f
SYSTEM
MHz
Duty cycle = 50% ± 10%
BITCLK clock frequency
f
BITCLK
1 MHz
(equals baud rate in MBaud)
USCI (UART Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
MIN TYP MAX UNIT
2.2 V 50 600
t
τ
UART receive deglitch time
(1)
ns
3 V 50 600
(1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are
correctly recognized, their duration should exceed the maximum specification of the deglitch time.
USCI (SPI Master Mode) Recommended Operating Conditions
PARAMETER CONDITIONS V
CC
MIN TYP MAX UNIT
Internal: SMCLK, ACLK
f
USCI
USCI input clock frequency f
SYSTEM
MHz
Duty cycle = 50% ± 10%
USCI (SPI Master Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
(see Note
(1)
, Figure 15 and Figure 16)
PARAMETER TEST CONDITIONS PMMCOREVx V
CC
MIN TYP MAX UNIT
1.8 V 55
0 ns
3.0 V 38
t
SU,MI
SOMI input data setup time
2.4 V 30
3 ns
3.0 V 25
1.8 V 0
0 ns
3.0 V 0
t
HD,MI
SOMI input data hold time
2.4 V 0
3 ns
3.0 V 0
1.8 V 20
0 ns
3.0 V 18
UCLK edge to SIMO valid,
t
VALID,MO
SIMO output data valid time
(2)
C
L
= 20 pF
2.4 V 16
3 ns
3.0 V 15
1.8 V -10
0 ns
3.0 V -8
t
HD,MO
SIMO output data hold time
(3)
C
L
= 20 pF
2.4 V -10
3 ns
3.0 V -8
(1) f
UCxCLK
= 1/2t
LO/HI
with t
LO/HI
≥ max(t
VALID,MO(USCI)
+ t
SU,SI(Slave)
, t
SU,MI(USCI)
+ t
VALID,SO(Slave)
).
For the slave's parameters t
SU,SI(Slave)
and t
VALID,SO(Slave)
see the SPI parameters of the attached slave.
(2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams
in Figure 15 and Figure 16.
(3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data
on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in
Figure 15 and Figure 16.
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 57
Product Folder Links: CC430F6137 CC430F6135 CC430F6127 CC430F6126 CC430F6125 CC430F5137
CC430F5135 CC430F5133