Datasheet

ECCN 5E002 TSPA - Technology / Software Publicly Available
CC430F6137, CC430F6135, CC430F6127, CC430F6126, CC430F6125
CC430F5137, CC430F5135, CC430F5133
www.ti.com SLAS554H –MAY 2009–REVISED SEPTEMBER 2013
Table 1. Family Members
(1)(2)
USCI
Program Package
Channel A: Channel B:
Device SRAM (KB) Timer_A
(3)
LCD_B
(4)
ADC12_A
(4)
Comp_B I/O
(KB) Type
UART, LIN,
SPI, I
2
C
IrDA, SPI
8 ext,
CC430F6137 32 4 5, 3 96 seg 1 1 8 ch. 44 64 RGC
4 int ch.
8 ext,
CC430F6135 16 2 5, 3 96 seg 1 1 8 ch. 44 64 RGC
4 int ch.
CC430F6127 32 4 5, 3 96 seg 1 1 n/a 8 ch. 44 64 RGC
CC430F6126 32 2 5, 3 96 seg 1 1 n/a 8 ch. 44 64 RGC
CC430F6125 16 2 5, 3 96 seg 1 1 n/a 8 ch. 44 64 RGC
6 ext,
CC430F5137 32 4 5, 3 n/a 1 1 6 ch. 30 48 RGZ
4 int ch.
6 ext,
CC430F5135 16 2 5, 3 n/a 1 1 6 ch. 30 48 RGZ
4 int ch.
6 ext,
CC430F5133 8 2 5, 3 n/a 1 1 6 ch. 30 48 RGZ
4 int ch.
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(3) Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM
output generators available. For example, a number sequence of 5, 3 would represent two instantiations of Timer_A, the first
instantiation having 5 and the second instantiation having 3 capture compare registers and PWM output generators, respectively.
(4) n/a = not available
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: CC430F6137 CC430F6135 CC430F6127 CC430F6126 CC430F6125 CC430F5137
CC430F5135 CC430F5133