Datasheet

P5.1/XOUT
P5SEL.0
XT1BYPASS
1
0
P5DIR.1
P5IN.1
EN
ModuleXIN
1
0
ModuleXOUT
P5OUT.1
1
0
DVSS
DVCC
P5REN.1
PadLogic
1
P5DS.x
0:Lowdrive
1:Highdrive
D
Bus
Keeper
toXT1
ECCN 5E002 TSPA - Technology / Software Publicly Available
CC430F6137, CC430F6135, CC430F6127, CC430F6126, CC430F6125
CC430F5137, CC430F5135, CC430F5133
www.ti.com SLAS554H –MAY 2009–REVISED SEPTEMBER 2013
Port P5, P5.1, Input/Output With Schmitt Trigger
Table 54. Port P5 (P5.0 and P5.1) Pin Functions
CONTROL BITS/SIGNALS
(1)
PIN NAME (P5.x) x FUNCTION
P5DIR.x P5SEL.0 P5SEL.1 XT1BYPASS
P5.0/XIN 0 P5.0 (I/O) I: 0; O: 1 0 X X
XIN crystal mode
(2)
X 1 X 0
XIN bypass mode
(2)
X 1 X 1
P5.1/XOUT 1 P5.1 (I/O) I: 0; O: 1 0 X X
XOUT crystal mode
(3)
X 1 X 0
P5.1 (I/O)
(3)
X 1 X 1
(1) X = don't care
(2) Setting P5SEL.0 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P5.0 is configured for crystal
mode or bypass mode.
(3) Setting P5SEL.0 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.1 can be used as
general-purpose I/O.
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 101
Product Folder Links: CC430F6137 CC430F6135 CC430F6127 CC430F6126 CC430F6125 CC430F5137
CC430F5135 CC430F5133