Datasheet

PRODUCTPREVIEW
MSP432P401R, MSP432P401M
www.ti.com SLAS826 –MARCH 2015
NOTE
The PPB space is dedicated only to the Cortex-M4 Private Peripheral Bus.
6.5.1 Master and Slave Access Priority Settings
Table 6-9 lists all the available masters (rows) and their access permissions to slaves (columns). If
multiple masters can access one slave, the table lists access priorities if arbitration is required. A lower
number in the table indicates a higher arbitration priority (the priority is always fixed).
Table 6-9. Master and Slave Access Priority
FLASH MEMORY ROM SRAM PERIPHERALS
ICODE 3 2 4 NA
DCODE 2
(1)
1 2 NA
SBUS NA NA 3 2
DMA 1
(2)
NA 1
(3)
1
(1) Access from the DCODE to flash memory may be restricted if the device is operating in a secure
mode
(2) Access from DMA to flash memory will be restricted to Bank 1 if the device is operating in a secure
mode with IP protection enabled. In such cases, access to Bank0 will return an error response
(3) Although the SRAM is mapped to both Code and System spaces, accesses from DMA to SRAM must
use the System space addressing ONLY.
6.5.2 Memory Map Access Response
The following table consolidates the access responses to the entire memory map of the MSP432P401x
devices.
Table 6-10. Memory Map Access Response
INSTRUCTION
ADDRESS RANGE DESCRIPTION READ
(1)
WRITE
(1)
FETCH
(1)
0x0000_0000–0x0003_FFFF Flash Main Memory OK OK
(2)
,
(3)
OK
0x0004_0000–0x001F_FFFF Reserved Error Error Error
0x0020_0000–0x0020_3FFF Flash Information Memory OK OK
(3)
OK
0x0020_4000–0x00FF_FFFF Reserved Error Error Error
0x0100_0000–0x0100_FFFF SRAM OK OK OK
0x0101_0000–0x01FF_FFFF Reserved Error Error Error
0x0200_0000–0x0200_03FF ROM (Reserved) Error Error Error
0x0200_0400–0x0200_7FFF ROM OK Error OK
0x0200_8000–0x1FFF_FFFF Reserved Error Error Error
0x2000_0000–0x2000_FFFF SRAM OK OK OK
0x2001_0000–0x21FF_FFFF Reserved Error Error Error
0x2200_0000–0x23FF_FFFF SRAM bit-band alias OK
(4)
OK Error
0x2400_0000–0x3FFF_FFFF Reserved Error Error Error
0x4000_0000–0x4001_FFFF Peripheral OK OK Error
0x4002_0000–0x41FF_FFFF Reserved Error Error Error
0x4200_0000–0x43FF_FFFF Peripheral bit-band alias OK
(4)
OK Error
0x4400_0000–0xDFFF_FFFF Reserved Error Error Error
(1) A 'reserved' memory region returns 0h on reads and instruction fetches. Writes to this region are ignored.
(2) If the User memory address is part of a secure region, this access returns an error if it is initiated by an unauthorized source. For more
details, refer to the device security application note.
(3) Writes to this address are ignored if the concerned sector has write protection enabled.
(4) Reads from the bit-band region return 00h if the bit is clear and 01h if the bit is set.
Copyright © 2015, Texas Instruments Incorporated Detailed Description 77
Submit Documentation Feedback
Product Folder Links: MSP432P401R MSP432P401M