Datasheet

PRODUCTPREVIEW

MSP432P401R, MSP432P401M

www.ti.com

SLAS826 –MARCH 2015

NOTE

Bank0 is always enabled and cannot be disabled. In the case of all other banks, any

enable/disable change will result in the SRAM_RDY bit of the SYS_SRAM_BANKEN register

being set to 0 until the configuration change is effective. Any accesses to the SRAM will be

stalled during this time frame, and resumed only after the SRAM banks are ready for read or

write operations.

Submit Documentation Feedback

Product Folder Links: MSP432P401R MSP432P401M