Datasheet

PRODUCTPREVIEW
Peripheral
Region
0x4000_0000
0x4010_0000
Reserved
0x4400_0000
Peripheral
Bit-Band Alias
Region
Reserved
0x5FFF_FFFF
0x4200_0000
MSP432P401R, MSP432P401M
SLAS826 –MARCH 2015 www.ti.com
Figure 6-4. Peripheral Zone Memory Map
6.2.3.1 Peripheral Region
The 1-MB region from 0x4000_0000 to 0x400F_FFFF is dedicated to the system and application control
peripherals of the device. On the MSP432P401x devices, a total of 128KB of this region is dedicated for
peripherals, while the rest is marked as reserved. The peripheral allocation within this 128-KB space is
listed in Table 6-1. Note that all peripherals may not be available in all devices of the family (details in the
Remarks column). If a peripheral is listed as NA for a particular device, the corresponding address space
must be treated as reserved.
NOTE
Peripherals that are marked as 16-bit should be accessed through byte or half-word size
read/write only. Any 32-bit access to these peripherals results in a bus error response.
Table 6-1. Peripheral Address Offsets
ADDRESS RANGE PERIPHERAL REMARKS
0x4000_0000–0x4000_03FF Timer_A0 16-bit peripheral
0x4000_0400–0x4000_07FF Timer_A1 16-bit peripheral
0x4000_0800–0x4000_0BFF Timer_A2 16-bit peripheral
0x4000_0C00–0x4000_0FFF Timer_A3 16-bit peripheral
0x4000_1000–0x4000_13FF eUSCI_A0 16-bit peripheral
0x4000_1400–0x4000_17FF eUSCI_A1 16-bit peripheral
0x4000_1800–0x4000_1BFF eUSCI_A2 16-bit peripheral
64 Detailed Description Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP432P401R MSP432P401M