Datasheet

PRODUCTPREVIEW
MSP432P401R, MSP432P401M
www.ti.com
SLAS826 MARCH 2015
6.10.2 Port P2, P2.0 to P2.3, Input/Output With Schmitt Trigger
Pin Schematic: see Figure 6-17
Table 6-33. Port P2 (P2.0 to P2.3) Pin Functions
CONTROL BITS OR SIGNALS
(1)
PIN NAME (P2.x) x FUNCTION
P2DIR.x P2SEL1.x P2SEL0.x P2MAPx
P2.0/PM_UCA1STE 0 P2.0 (I/O) I: 0; O: 1 0 0 X
UCA1STE X
(2)
0 1 default
N/A 0
1 0 X
DVSS 1
N/A 0
1 1 X
DVSS 1
P2.1/PM_UCA1CLK 1 P2.1 (I/O) I: 0; O: 1 0 0 X
UCA1CLK X
(2)
0 1 default
N/A 0
1 0 X
DVSS 1
N/A 0
1 1 X
DVSS 1
P2.2/PM_UCA1RXD/PM_U 2 P2.2 (I/O) I: 0; O: 1 0 0 X
CA1SOMI
UCA1RXD/UCA1SOMI X
(2)
0 1 default
N/A 0
1 0 X
DVSS 1
N/A 0
1 1 X
DVSS 1
P2.3/PM_UCA1TXD/PM_U 3 P2.3 (I/O) I: 0; O: 1 0 0 X
CA1SIMO
UCA1TXD/UCA1SIMO X
(2)
0 1 default
N/A 0
1 0 X
DVSS 1
N/A 0
1 1 X
DVSS 1
(1) X = Don't care
(2) Direction controlled by eUSCI_A1 module.
Copyright © 2015, Texas Instruments Incorporated Detailed Description 103
Submit Documentation Feedback
Product Folder Links: MSP432P401R MSP432P401M