Datasheet

0
1
Q
0
1
D
S
Edge
Select
P1IES.x
P1IFG.x
P1 Interrupt
P1IE.x
P1IN.x
To module
P1SEL0.x
From Module
P1OUT.x
P1DIR.x
From ADC A
A0..A7
0
1
From Module
DVCC
DVSS
P1REN.x
EN
D
Bus
Keeper
P1.0/ /A0
P1.1/ /A1
P1.2/ /A2
P1.3/ /A3
P1.4/ /TCK/A4/VREF+
P1.5/TA0CLK/TMS/A5
P1.6/TA0.2/TDI/TCLK/A6
P1.7/TA0.1/TDO/A7
UCA0TXD/UCA0SIMO
UCA0RXD/UCA0SOMI
UCA0CLK
UCA0STE
MCLK
From JTAG
To JTAG
MSP430FR4133, MSP430FR4132, MSP430FR4131
www.ti.com SLAS865B –OCTOBER 2014–REVISED AUGUST 2015
6.9.13 Input/Output Schematics
6.9.13.1 Port P1 Input/Output With Schmitt Trigger
Figure 6-2. Port P1 Input/Output With Schmitt Trigger
Copyright © 2014–2015, Texas Instruments Incorporated Detailed Description 47
Submit Documentation Feedback
Product Folder Links: MSP430FR4133 MSP430FR4132 MSP430FR4131