Datasheet
MSP430FR4133, MSP430FR4132, MSP430FR4131
SLAS865B –OCTOBER 2014–REVISED AUGUST 2015
www.ti.com
Table 6-1. Operating Modes (continued)
AM LPM0 LPM3 LPM4 LPM3.5 LPM4.5
ONLY RTC
MODE
ACTIVE
CPU OFF STANDBY OFF COUNTER SHUTDOWN
MODE
AND LCD
Timer0_A3 Optional Optional Optional Off Off Off
Timer1_A3 Optional Optional Optional Off Off Off
WDT Optional Optional Optional Off Off Off
eUSCI_A0 Optional Optional Off Off Off Off
Peripherals eUSCI_B0 Optional Optional Off Off Off Off
CRC Optional Optional Off Off Off Off
ADC Optional Optional Optional Off Off Off
LCD Optional Optional Optional Off Optional Off
RTC Counter Optional Optional Optional Off Optional Off
General Digital
On Optional State Held State Held State Held State Held
Input/Output
I/O
Capacitive Touch I/O Optional Optional Optional Off Off Off
6.3 Interrupt Vector Addresses
The interrupt vectors and the power-up start address are located in the address range 0FFFFh to 0FF80h.
The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.
Table 6-2. Interrupt Sources, Flags, and Vectors
SYSTEM WORD
INTERRUPT SOURCE INTERRUPT FLAG PRIORITY
INTERRUPT ADDRESS
System Reset
Power-up, Brownout, Supply Supervisor SVSHIFG
External Reset RST PMMRSTIFG
Watchdog Time-out, Key Violation WDTIFG Reset FFFEh 63, Highest
FRAM uncorrectable bit error detection PMMPORIFG, PMMBORIFG
Software POR, SYSRSTIV
FLL unlock error FLLUNLOCKIFG
System NMI
Vacant Memory Access VMAIFG
Nonmaskable FFFCh 62
JTAG Mailbox JMBINIFG, JMBOUTIFG
FRAM bit error detection CBDIFG, UBDIFG
User NMI
External NMI NMIIFG Nonmaskable FFFAh 61
Oscillator Fault OFIFG
Timer0_A3 TA0CCR0 CCIFG0 Maskable FFF8h 60
TA0CCR1 CCIFG1, TA0CCR2
Timer0_A3 Maskable FFF6h 59
CCIFG2, TA0IFG (TA0IV)
Timer1_A3 TA1CCR0 CCIFG0 Maskable FFF4h 58
TA1CCR1 CCIFG1, TA1CCR2
Timer1_A3 Maskable FFF2h 57
CCIFG2, TA1IFG (TA1IV)
RTC Counter RTCIFG Maskable FFF0h 56
Watchdog Timer Interval mode WDTIFG Maskable FFEEh 55
UCTXCPTIFG, UCSTTIFG, UCRXIFG,
UCTXIFG (UART mode)
eUSCI_A0 Receive or Transmit Maskable FFECh 54
UCRXIFG, UCTXIFG (SPI mode)
(UCA0IV))
36 Detailed Description Copyright © 2014–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR4133 MSP430FR4132 MSP430FR4131