Datasheet

 
 
SBAS323G − JUNE 2004 − REVISED OCTOBER 2007
www.ti.com
78
Port 3 Data Direction High (P3DDRH)
7 6 5 4 3 2 1 0 Reset Value
SFR B4h P37H P37L P36H P36L P35H P35L P34H P34L 00h
P3.7 Port 3 Bit 7 Control.
bits 7−6
P37H P37L
0 0 Standard 8051 (Pull-Up)
0 1 CMOS Output
1 0 Open Drain Output
1 1 Input
NOTE: Port 3.7 also controlled by EA and Memory Access Control HCR1.1.
P3.6 Port 3 Bit 6 Control.
bits 5−4
P36H P36L
0 0 Standard 8051 (Pull-Up)
0 1 CMOS Output
1 0 Open Drain Output
1 1 Input
NOTE: Port 3.6 also controlled by EA and Memory Access Control HCR1.1.
P3.5 Port 3 Bit 5 Control.
bits 3−2
P35H P35L
0 0 Standard 8051 (Pull-Up)
0 1 CMOS Output
1 0 Open Drain Output
1 1 Input
P3.4 Port 3 Bit 4 Control.
bits 1−0
P34H P34L
0 0 Standard 8051 (Pull-Up)
0 1 CMOS Output
1 0 Open Drain Output
1 1 Input