Datasheet

"#$%$&
SBAS203J − MARCH 2002 − REVISED JANUARY 2008
www.ti.com
53
Serial Data Buffer 0 (SBUF0)
7 6 5 4 3 2 1 0 Reset Value
SFR 99h 00h
SBUF0 Serial Data Buffer 0. Data for Serial Port 0 is read from or written to this location. The serial transmit and receive
bits 7−0 buffers are separate registers, but both are addressed at this location.
SPI Control (SPICON). Any change resets the SPI interface, counters, and pointers. PDCON controls which
is enabled.
7 6 5 4 3 2 1 0 Reset Value
SFR 9Ah SCK2 SCK1 SCK0 0 ORDER MSTR CPHA CPOL 00h
SCK SCK Selection. Selection of t
CLK
divider for generation of SCK in Master mode.
bits 7−5
SCK2 SCK1 SCK0 SCK PERIOD
0 0 0 t
CLK
/2
0 0 1 t
CLK
/4
0 1 0 t
CLK
/8
0 1 1 t
CLK
/16
1 0 0 t
CLK
/32
1 0 1 t
CLK
/64
1 1 0 t
CLK
/128
1 1 1 t
CLK
/256
ORDER Set Bit Order for Transmit and Receive.
bit 3 0: Most Significant Bits First
1: Least Significant Bits First
MSTR SPI Master Mode.
bit 2 0: Slave Mode
1: Master Mode
CPHA Serial Clock Phase Control.
bit 1 0: Valid data starting from half SCK period before the first edge of SCK
1: Valid data starting from the first edge of SCK
CPOL Serial Clock Polarity.
bit 0 0: SCK idle at logic LOW
1: SCK idle at logic HIGH
SPI Data Register (SPIDATA)
7 6 5 4 3 2 1 0 Reset Value
SFR 9Bh 00h
SPIDATA SPI Data Register. Data for SPI is read from or written to this location. The SPI transmit and receive buffers are
bits 7−0 separate registers, but both are addressed at this location. Read to clear the receive interrupt and write to clear the
transmit interrupt.