Datasheet

#$
#$
#$$
SBAS317E − APRIL 2004 − REVISED MAY 2006
www.ti.com
46
Table 8. Special Function Register Cross Reference (continued)
SFR
ADC
DACS
FLASH
MEMORY
TIMER
COUNTERS
POWER
AND
CLOCKS
SERIAL
COMM.
PORTSINTERRUPTSCPUFUNCTIONSADDRESS
ADRESL D9h ADC Results Low Byte X
ADRESM DAh ADC Results Middle Byte X
ADRESH DBh ADC Results High Byte X
ADCON0 DCh ADC Control 0 X
ADCON1 DDh ADC Control 1 X
ADCON2 DEh ADC Control 2 X
ADCON3 DFh ADC Control 3 X
ACC E0h Accumulator X
SSCON E1h Summation/Shifter Control X X
SUMR0 E2h Summation 0 X X
SUMR1 E3h Summation 1 X X
SUMR2 E4h Summation 2 X X
SUMR3 E5h Summation 3 X X
ODAC E6h Offset DAC X
LVDCON E7h Low Voltage Detect Control X
EIE E8h Extended Interrupt Enable X
HWPC0 E9h Hardware Product Code 0 X
HWPC1 EAh Hardware Product Code 1 X
HWVER EBh Hardware Version X
FMCON EEh Flash Memory Control X
FTCON EFh Flash Memory Timing Control X
B F0h Second Accumulator X
PDCON F1h Power Down Control X X X X
PASEL F2h PSEN/ALE Select X X
PLLL F4h Phase Lock Loop Low X
PLLH F5h Phase Lock Loop High X
ACLK F6h Analog Clock X X
SRST F7h System Reset X X
EIP F8h Extended Interrupt Priority X
SECINT F9h Seconds Interrupt X X
MSINT FAh Milliseconds Interrupt X X
USEC FBh One Microsecond X X
MSECL FCh One Millisecond Low X X
MSECH FDh One Millisecond High X X
HMSEC FEh One Hundred Millisecond X
WDTCON FFh Watchdog Timer X X
HCR0 3Fh Hardware Configuration Reg. 0 X
HCR1 3Eh Hardware Configuration Reg. 1 X
HCR2 3Dh Hardware Configuration Reg. 2 X