Datasheet

#$
#$
#$$
SBAS317E − APRIL 2004 − REVISED MAY 2006
www.ti.com
45
Table 8. Special Function Register Cross Reference
SFR ADDRESS FUNCTIONS CPU INTERRUPTS PORTS
SERIAL
COMM.
POWER
AND
CLOCKS
TIMER
COUNTERS
FLASH
MEMORY
ADC
DACS
SP 81h Stack Pointer X
DPL0 82h Data Pointer Low 0 X
DPH0 83h Data Pointer High 0 X
DPL1 84h Data Pointer Low 1 X
DPH1 85h Data Pointer High 1 X
DPS 86h Data Pointer Select X
PCON 87h Power Control X
TCON 88h Timer/Counter Control X X
TMOD 89h Timer Mode Control X X
TL0 8Ah Timer0 LSB X
TL1 8Bh Timer1 LSB X
TH0 8Ch Timer0 MSB X
TH1 8Dh Timer1 MSB X
CKCON 8Eh Clock Control X X X
MWS 8Fh Memory Write Select X
P1 90h Port 1 X
EXIF 91h External Interrupt Flag X
CADDR 93h Configuration Address X
CDATA 94h Configuration Data X
SCON0 98h Serial Port 0 Control X
SBUF0 99h Serial Data Buffer 0 X
SPICON
9Ah
SPI Control X
I2CCON
9Ah
I
2
C Control X
SPIDATA
9Bh
SPI Data X
I2CDATA
9Bh
I
2
C Data X
AIPOL A4h Auxiliary Interrupt Poll X X X X X
PAI A5h Pending Auxiliary Interrupt X X X X X
AIE A6h Auxiliary Interrupt Enable X X X X X
AISTAT A7h Auxiliary Interrupt Status X X X X X
IE A8h Interrupt Enable X
P1DDRL AEh Port 1 Data Direction Low X
P1DDRH AFh Port 1 Data Direction High X
P3 B0h Port 3 X
P3DDRL B3h Port 3 Data Direction Low X
P3DDRH B4h Port 3 Data Direction High X
IDAC B5h Current DAC X
IP B8h Interrupt Priority X
EWU C6h Enable Wake Up X X
SYSCLK C7h System Clock Divider X X X X X
PSW D0h Program Status Word X
OCL D1h ADC Offset Calibration Low Byte X
OCM D2h ADC Offset Calibration Mid Byte X
OCH D3h ADC Offset Calibration High Byte X
GCL D4h ADC Gain Calibration Low Byte X
GCM D5h ADC Gain Calibration Mid Byte X
GCH D6h ADC Gain Calibration High Byte X
ADMUX D7h ADC Input Multiplexer X
EICON D8h Enable Interrupt Control X X X X