Datasheet
MM5483
www.ti.com
SNLS368E –JULY 2000–REVISED MARCH 2013
Absolute Maximum Ratings
(1)(2)
Voltage at Any Pin V
SS
to V
SS
+10V
Operating Temperature −40°C to +85°C
Storage Temperature −65°C to +150°C
Power Dissipation 300 mW at +85°C
350 mW at +25°C
Junction Temperature +150°C
Lead Temperature
(Soldering, 10 seconds) 300°C
(1) “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be ensured. They are not meant to imply
that the devices should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
DC Electrical Characteristics
T
A
within operating range, V
DD
= 3.0V to 10V, V
SS
= 0V, unless otherwise specified
Parameter Conditions Min Typ Max Units
Power Supply 3.0 10 V
All Outputs Bits = Open, Data Out = Open,
BP_Out = Open, Clock In = 0V,
Data In = 0V, Data Load = 0V,
Osc In = 0V, BP_In = 32Hz
Average Supply Current, I
DD
V
DD
= 3.0V 1.5 2.5 µA
V
DD
= 5.0V 10 µA
V
DD
= 10.0V 40 µA
Input Voltage Levels Load, Clock, Data
Logic “0” V
DD
= 5.0V 0.9 V
Logic “1” V
DD
= 5.0V 2.4 V
Logic “0” V
DD
= 3.0V 0.4 V
Logic “1” V
DD
= 3.0V 2.0 V
Output Current Levels
(1)
Segments and Data Out
Sink V
DD
= 3.0V, V
OUT
= 0.3V 20 µA
Source V
DD
= 3.0V, V
OUT
= 2.7V 20 µA
BP Out Sink V
DD
= 3.0V, V
OUT
= 0.3V 320 µA
BP Out Source V
DD
= 3.0V, V
OUT
= 2.7V 320 µA
(1) Output offset voltage is ±50 mV with C
SEGMENT
= 250 pF, C
BP
= 8750 pF.
AC Electrical Characteristics
V
DD
≥ 4.7V, V
SS
= 0V unless otherwise specified
Symbol Parameter Min Typ Max Units
f
C
Clock Frequency, V
DD
= 3V 500 kHz
t
CH
Clock Period High
(1)(2)
500 ns
t
CL
Clock Period Low 500 ns
t
DS
Data Set-Up before Clock 300 ns
t
DH
Data Hold Time after Clock 100 ns
t
LW
Minimum Load Pulse Width 500 ns
t
LTC
Load to Clock 400 ns
t
CDO
Clock to Data Valid 400 750 ns
(1) AC input waveform specification for test purpose: t
r
≤ 20 ns, t
f
≤ 20 ns, f = 500 kHz, 50% ± 10% duty cycle.
(2) Clock input rise and fall times must not excced 300 ms.
Copyright © 2000–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: MM5483