Datasheet
SLLS098C − MAY 1980 − REVISED FEBRUARY 2004
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN MAX UNIT
V
IK
Input clamp voltage I
I
= −18 mA −1.5 V
V
OH
High-level output voltage V
IL
= 0.8 V, V
IH
= 2 V, I
OH
= −20 mA 2.5 V
V
OL
Low-level output voltage V
IL
= 0.8 V, V
IH
= 2 V, I
OL
= 48 mA 0.5 V
|V
OD
| Differential output voltage R
L
= 100 Ω, See Figure 1 2
∆|V
OD
|
Change in magnitude of
†
R
L
= 100 Ω,
See Figure 1
±0.4
V
∆|V
OD
|
Change in magnitude of
differential output voltage
†
R
L
= 100 Ω, See Figure 1 ±0.4 V
V
OC
Common-mode output voltage
‡
R
L
= 100 Ω, See Figure 1 3 V
∆|V
OC
|
Change in magnitude of
†
R
L
= 100 Ω,
See Figure 1
±0.4
V
∆|V
OC
|
Change in magnitude of
common-mode output voltage
†
R
L
= 100 Ω,
See Figure 1 ±0.4 V
I
O
Output current with power off
V
CC
= 0
V
O
= 6 V 100
A
I
O
Output current with power off V
CC
= 0
V
O
= −0.25 V −100
µA
I
OZ
High-impedance-state output current
Output enables at 0.8 V
V
O
= 2.7 V 100
A
I
OZ
High-impedance-state output current Output enables at 0.8 V
V
O
= 0.5 V −100
µA
I
I
Input current at maximum input
voltage
V
I
= 5.5 V 100 µA
I
IH
High-level input current V
I
= 2.7 V 50 µA
I
IL
Low-level input current V
I
= 0.5 V −400 µA
I
OS
Short-circuit output current
§
V
I
= 2 V −40 −140 mA
I
CC
Supply current (all drivers)
Outputs disabled 105
mA
I
CC
Supply current (all drivers)
Outputs enabled, No load 85
mA
†
∆|V
OD
| and ∆|V
OC
| are the changes in magnitude of V
OD
and V
OC
, respectively, that occur when the input is changed from a high level to a low
level.
‡
In ANSI Standard TIA/EIA-422-B, V
OC
, which is the average of the two output voltages with respect to ground, is called output offset voltage,
V
OS
.
§
Only one output at a time should be shorted, and duration of the short circuit should not exceed one second.
switching characteristics over recommended operating free-air temperature range, V
CC
= 5 V
PARAMETER TEST CONDITIONS MIN MAX UNIT
t
PLH
Propagation delay time, low- to high-level output
C
L
= 15 pF,
See Figure 2
20
ns
t
PHL
Propagation delay time, high- to low-level output
C
L
= 15 pF,
See Figure 2
20
ns
t
sk
Skew time C
L
= 15 pF, See Figure 2 6 ns
t
t(OD)
Differential-output transition time C
L
= 15 pF, See Figure 3 20 ns
t
PZH
Output enable time to high level
C
L
= 50 pF,
See Figure 4
30
ns
t
PZL
Output enable time to low level
C
L
= 50 pF,
See Figure 4
30
ns
t
PHZ
Output disable time from high level
C
L
= 50 pF,
See Figure 4
25
ns
t
PLZ
Output disable time from low level
C
L
= 50 pF,
See Figure 4
30
ns