Datasheet

1
10 100 10k 100k
FREQUENCY (Hz)
10
100
1000
1k
LOW POWER MODE
MID POWER MODE
FULL POWER MODE
VOLTAGE NOISE (nV/
Hz)
10 100 1000
CAPACITIVE LOAD (pF)
0
30
70
PHASE MARGIN (°)
10
20
40
50
60
LOW POWER MODE
FULL POWER MODE
MID POWER MODE
R
L
=100 k:
LPV531
SNOSAK5B –MARCH 2006–REVISED MARCH 2013 www.ti.com
Typical Performance Characteristics (continued)
Unless otherwise specified, V
+
= 5V, T
J
= 25°C. For Full Power Mode the I
SEL
pin is connected to V
−
; for Mid-Power Mode the
I
SEL
pin is connected to V
−
through a 100 kΩ resistor; for Low Power Mode the I
SEL
pin is connected to V
−
through a 1 MΩ
resistor.
Input Referred Voltage Noise Phase Margin
vs. vs.
Frequency Capacitive Load
Figure 33. Figure 34.
12 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LPV531