Datasheet

A3 C3
V
IN
POWER GOOD
B2
V
EN
A1
GND
C1
V
OUT
LP3988
SNVS161D –OCTOBER 2001–REVISED MAY 2013 www.ti.com
Block Diagram
Pin Descriptions
Name DSBGA SOT-23 Function
V
EN
A1 3 Enable Input Logic, Enable High
GND B2 2 Common Ground
V
OUT
C1 5 Output Voltage of the LDO
V
IN
C3 1 Input Voltage of the LDO
Power Good A3 4 Power Good Flag (output): open-drain output, connected to an external pull-up
resistor. Active low indicates an output voltage out of tolerance condition.
Connection Diagrams
Figure 1. Top View Figure 2. Top View
SOT-23-5 Package (DBV) 5 Bump DSBGA Package (YZR)
See Package Number DBV (R-PDSO-G5) See Package Number YZR0005
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2 Submit Documentation Feedback Copyright © 2001–2013, Texas Instruments Incorporated
Product Folder Links: LP3988