Datasheet
USBPower Jumper
Buck 2 External Control Network
Buck 1 External Control Network
www.ti.com
Using the Evaluation Hardware
Figure 13. Buck Regulator Feedback Network
Table 1. Jumper Settings
JUMPER PURPOSE NOTE
JP 1-6 These jumpers connect different Vins to the JP1 and JP2 allow the bucks to be powered from the system
system VDD (VDD_M): power.
JP1 connects VIN1 to VDD_M JP4 and JP6 allow the LDOs to be powered from the system
JP2 connects VIN2 to VDD_M power.
JP3 connects the Buck core VDD to VDD_M JP3 and JP5 powers the internal bias and error amplifiers from
JP4 connects VINLDO1 to VDD_M the system power. The voltage applied to AVDD and VINLDO12
JP5 connects VINLDO12 to VDD_M should be in the range of 2.7 – 5.5V.
JP6 connects VINLDO2 to VDD_M
JP 7-8 These jumpers connect the output of LDO1 These jumpers are used to connect the output of the respective
and LDO2 to GND: LDOs to GND for short circuit testing purposes.
JP7 connects LDO2 to GND
JP8 connects LDO1 to GND
JP 9–12 These jumpers tie the enables of each When connected, these jumpers ehable the regulators. If
regulator to VDD: disconnected, the regulator will power off.
JP9 — LDO1
JP10 — LDO2
JP11 — Buck1
JP12 — Buck2
JP50 This jumper connects the GND of the USB This jumper must be connected for USB interface functionality.
interface with GND_M. This jumper must be removed if powering from an external
power supply.
USBPOWER This jumper allows the USB to power the This jumper should be disconnected if powering from an external
board. power supply.
It should be set to 5.0V if powering from the USB.
SDA, SCL These jumpers allow the GUI to interface with Connect these jumpers for the GUI to work.
the chip.
11
SNVA233A–September 2007–Revised April 2013 AN-1619 Evaluation Kit for LP3907 — Programmable Power Management Unit
with 1
2
C Compatible Interface
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated