Datasheet

V
REF
+
-
+
V
IN
V
OUT
UVLO
S/D
GND
Vbias
ADJ
GND
INPUT
SHUTDOWN
1
2
3
4
8
7
6
5
BIAS
GND
OUTPUT
ADJ
N/C
GND
LP38842-ADJ
SNVS304A –FEBRUARY 2005–REVISED APRIL 2013 www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
CONNECTION DIAGRAM
SO PowerPAD-8, Top View
PIN DESCRIPTION
Pin Name Description
BIAS The bias pin is used to provide the low current bias voltage to the chip which operates the internal circuitry and
provides drive voltage for the N-FET.
OUTPUT The regulated output voltage is connected to this pin.
GND This is both the power and analog ground for the IC. Note that both pin three and the tab of the TO-220 and TO-263
packages are at ground potential. Pin three and the tab should be tied together using the PC board copper trace
material and connected to circuit ground.
INPUT The high current input voltage which is regulated down to the nominal output voltage must be connected to this pin.
Because the bias voltage to operate the chip is provided separately, the input voltage can be as low as a few hundred
millivolts above the output voltage.
SHUTDOWN This provides a low power shutdown function which turns the regulated output OFF. Tie to V
BIAS
if this function is not
used.
ADJ The adjust pin is used to set the regulated output voltage by connecting it to the external resistors R1 and R2 (see
TYPICAL APPLICATION CIRCUIT).
BLOCK DIAGRAM
2 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP38842-ADJ