Datasheet
1
2
3
4
5
6
7
8
BYPASS
N/C
GROUND
INPUT
ADJ
OUTPUT
SHUTDOWN
GROUND
N/C
1
2
3
4
8
7
6
5
GND
BYPASS
N/C
GROUND
INPUT
ADJ
OUTPUT
N/C
SHUTDOWN
4
+
-
5
2
7
3
8
6
1
1.0V
LP3878-ADJ
*0.01 PF
*4.7 PF
**S/D
+
*10 PF
+
OUTPUT
(Ceramic or
Tantalum
recommended)
N/C
(Ceramic
recommended)
N/C
+
R1
R2
C
FF
LP3878-ADJ
SNVS311B –MAY 2005–REVISED APRIL 2013
www.ti.com
Basic Application Circuit
*Capacitance values shown are minimum required to assure stability. Larger output capacitor provides improved
dynamic response. Output capacitor must meet ESR requirements (see Application Information).
**The Shutdown pin must be actively terminated (see Application Information). Tie to INPUT (Pin 4) if not used.
Connection Diagram
Figure 1. 8 Lead SO PowerPAD Package (DDA) - Figure 2. 8 Lead WSON Surface Mount Package
Top View (NGT)
See Package Number DDA0008A Top View
See Package Number NGT0008A
2 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP3878-ADJ