Datasheet

VEN
VIN
ERROR
VOUT
GND
C1 C2
U1
TP5
TP1
TP2
TP3
TP4
R1
R2
R3
LP38513S-
1.8
J2
J3
J2
J4
J5
C
IN
(C1)
10 PF
C
OUT
(C2)
10 PF
GND
R2
10.0 k:
R1
10.0 k:
V
IN
V
EN
V
OUT
V
ERROR
PCB Layout www.ti.com
9 PCB Layout
Figure 7. Evaluation Board Component and Pin Layout
6
AN-1518 LP38513S-1.8 Evaluation Board SNVA182A–August 2007–Revised April 2013
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated