Datasheet
LP2998/LP2998-Q1
SNVS521J –DECEMBER 2007–REVISED DECEMBER 2013
www.ti.com
Electrical Characteristics (continued)
Specifications with standard typeface are for T
J
= 25°C and limits in boldface type apply over the full Operating
Temperature Range (T
J
= -40°C to +125°C)
(1)
. Unless otherwise specified, VIN = AVIN = PVIN = 2.5V.
Parameter Test Conditions Min Typ Max Units
I
OUT
= 0A
VIN = VDDQ = 2.3V 1.120 1.159 1.190 V
VIN = VDDQ = 2.5V 1.210 1.259 1.290 V
VIN = VDDQ = 2.7V 1.320 1.359 1.390 V
V
TT
Output Voltage (DDR I)
(2)
I
OUT
= +/- 1.5A
VIN = VDDQ = 2.3V 1.125 1.159 1.190 V
VIN = VDDQ = 2.5V 1.225 1.259 1.290 V
VIN = VDDQ = 2.7V 1.325 1.359 1.390 V
I
OUT
= 0A, AVIN = 2.5V
PVIN = VDDQ = 1.7V 0.822 0.856 0.887 V
PVIN = VDDQ = 1.8V 0.874 0.908 0.939 V
PVIN = VDDQ = 1.9V 0.923 0.957 0.988 V
V
TT
Output Voltage (DDR II)
(2)
I
OUT
= +/- 0.5A, AVIN = 2.5V
PVIN = VDDQ = 1.7V 0.820 0.856 0.890 V
PVIN = VDDQ = 1.8V 0.870 0.908 0.940 V
V
TT
PVIN = VDDQ = 1.9V 0.920 0.957 0.990 V
I
OUT
= 0A, AVIN = 2.5V
PVIN = VDDQ = 1.35V 0.656 0.677 0.698 V
PVIN = VDDQ = 1.5V 0.731 0.752 0.773 V
PVIN = VDDQ = 1.6V 0.781 0.802 0.823 V
I
OUT
= +0.2A, AVIN = 2.5V 0.667 0.688 0.710 V
PVIN = VDDQ = 1.35V
I
OUT
= -0.2A, AVIN = 2.5V 0.641 0.673 0.694 V
PVIN = VDDQ = 1.35V
V
TT
Output Voltage (DDR III)
(2)
I
OUT
= +0.4A, AVIN = 2.5V 0.740 0.763 0.786 V
PVIN = VDDQ = 1.5V
I
OUT
= -0.4A, AVIN = 2.5V 0.731 0.752 0.773 V
PVIN = VDDQ = 1.5V
I
OUT
= +0.5A, AVIN = 2.5V 0.790 0.813 0.836 V
PVIN = VDDQ = 1.6V
I
OUT
= -0.5A, AVIN = 2.5V 0.781 0.802 0.823 V
PVIN = VDDQ = 1.6V
V
TT
Output Voltage Offset (V
REF
– V
TT
) for DDR I
(3)
I
OUT
= 0A -30 0 30 mV
I
OUT
= -1.5A -30 0 30 mV
I
OUT
= +1.5A -30 0 30 mV
V
TT
Output Voltage Offset (V
REF
– V
TT
) for DDR II
(3)
I
OUT
= 0A -30 0 30 mV
I
OUT
= -0.5A -30 0 30 mV
VOS
Vtt
I
OUT
= +0.5A -30 0 30 mV
V
TT
Output Voltage Offset (V
REF
– V
TT
) for DDR III
(3)
I
OUT
= 0A -30 0 30 mV
I
OUT
= ± 0.2A -30 0 30 mV
I
OUT
= ± 0.4A -30 0 30 mV
I
OUT
= ± 0.5A -30 0 30 mV
I
Q
Quiescent Current
(4)
I
OUT
= 0A 320 500 µA
Z
VDDQ
VDDQ Input Impedance 100 kΩ
I
SD
Quiescent current in shutdown
(4)
SD = 0V 115 150 µA
(2) V
TT
load regulation is tested by using a 10 ms current pulse and measuring V
TT
.
(3) V
TT
load regulation is tested by using a 10 ms current pulse and measuring V
TT
.
(4) Quiescent current is defined as the current flow into AVIN.
4 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LP2998/LP2998-Q1