Datasheet

LMZ31520
SLVSBM9B –OCTOBER 2013–REVISED DECEMBER 2013 www.ti.com
Layout Considerations
To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 25 thru
Figure 30, shows a typical PCB layout. Some considerations for an optimized layout are:
• Use large copper areas for power planes (PVIN, VOUT, and PGND) to minimize conduction loss and thermal
stress.
• Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
• Locate additional output capacitors between the ceramic capacitor and the load.
• Keep AGND and PGND separate from one another. AGND should only be used as the return for R
SET
.
• Place R
SET
, R
FREQ
, and R
SS
as close as possible to their respective pins.
• Use multiple vias to connect the power planes to internal layers.
Figure 25. Typical Top Layer Layout Figure 26. Typical Layer 2 Layout
20 Submit Documentation Feedback Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: LMZ31520