Datasheet
LMZ10505
www.ti.com
SNVS633H –JANUARY 2010–REVISED OCTOBER 2013
Electrical Characteristics (continued)
Specifications with standard typeface are for T
J
= 25°C only; limits in bold face type apply over the operating junction
temperature range T
J
of -40°C to 125°C. Minimum and maximum limits are ensured through test, design, or statistical
correlation. Typical values represent the most likely parametric norm at T
J
= 25°C, and are provided for reference purposes
only. V
IN
= V
EN
= 3.3V, unless otherwise indicated in the conditions column.
Symbol Parameter Conditions Min
(1)
Typ
(2)
Max
(1)
Units
THERMAL CONTROL
T
SD
T
J
for Thermal Shutdown 145 °C
T
SD-HYS
Hysteresis for Thermal Shutdown 10 °C
THERMAL RESISTANCE
θ
JA
Junction to Ambient See
(3)
20 °C/W
θ
JC
Junction to Case No air flow 1.9 °C/W
PERFORMANCE PARAMETERS
ΔV
OUT
Output Voltage Ripple Refer to Table 3 10 mV
pk-
V
OUT
= 2.5V
pk
Bandwidth Limit = 2 MHz
ΔV
OUT
Output Voltage Ripple Refer to Table 5 5 mV
pk-
Bandwidth Limit = 20 MHz
pk
ΔV
FB
/ V
FB
Feedback Voltage Line Regulation ΔV
IN
= 2.95V to 5.5V
0.04 %
I
OUT
= 0A
ΔV
OUT
/ V
OUT
Output Voltage Line Regulation ΔV
IN
= 2.95V to 5.5V
0.04 %
I
OUT
= 0A, V
OUT
= 2.5V
ΔV
FB
/ V
FB
Feedback Voltage Load Regulation I
OUT
= 0A to 5A 0.25 %
ΔV
OUT
/ V
OUT
Output Voltage Load Regulation I
OUT
= 0A to 5A 0.25 %
V
OUT
= 2.5V
Efficiency
η Peak Efficiency (1A) V
IN
= 5V V
OUT
= 3.3V 96.1
V
OUT
= 2.5V 94.8
V
OUT
= 1.8V 93.1
%
V
OUT
= 1.5V 92
V
OUT
= 1.2V 90.4
V
OUT
= 0.8V 86.8
η Peak Efficiency (1A) V
IN
= 3.3V V
OUT
= 2.5V 95.7 %
V
OUT
= 1.8V 94.1
V
OUT
= 1.5V 93.0
V
OUT
= 1.2V 91.6
V
OUT
= 0.8V 88.3
η Full Load Efficiency (3A) V
IN
= 5V V
OUT
= 3.3V 93.1 %
V
OUT
= 2.5V 91.2
V
OUT
= 1.8V 88.5
V
OUT
= 1.5V 86.7
V
OUT
= 1.2V 84.1
V
OUT
= 0.8V 78.2
η Full Load Efficiency (3A) V
IN
= 3.3V V
OUT
= 2.5V 89.8 %
V
OUT
= 1.8V 86.9
V
OUT
= 1.5V 85.1
V
OUT
= 1.2V 82.5
V
OUT
= 0.8V 76.2
(3) θ
JA
measured on a 2.25” x 2.25” (5.8 cm x 5.8 cm) four layer board, with one ounce copper, thirty six thermal vias, no air flow, and 1W
power dissipation. Refer to PCB Layout Diagrams or Evaluation Board Application Note: AN-2022 (SNVA421).
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LMZ10505