Datasheet

0 1
2
3 4 5
6
7 8
9
50
55
60
65
70
75
80
85
90
95
100
I
BIAS
(nA)
V
CM
(V)
-40°C
25°C
125°C
V
+
= +10V
V
-
= 0V
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8
50
55
60
65
70
75
80
85
90
95
100
I
BIAS
(nA)
V
CM
(V)
V
+
= +2.7V
V
-
= 0V
125°C
25°C
-40°C
10
100 1k
10k
100k 1M 10M
FREQUENCY (Hz)
0
20
40
60
80
100
120
140
160
CMRR (dB)
V
+
= 5V
V
-
= 5V
R
L
= 1 k:
130
10
1k 100k 10M
FREQUENCY (Hz)
-10
30
70
PSRR (dB)
1M10k
100
110
80
50
10
+PSRR
V
+
= +5V
V
-
= -5V
+PSRR
V
+
= +1.35V
V
-
= -1.35V
-PSRR
V
+
= +1.35V
V
-
= -1.35V
-PSRR
V
+
= +5V
V
-
= -5V
-400 -300 -200 -100 0 100 200 300 400
0
20
PERCENTAGE (%)
OFFSET VOLTAGE (PV)
2
4
6
8
10
12
14
16
18
V
+
= +1.35V
V
-
= -1.35V
V
CM
= 0V
T
A
= 25°C
UNITS TESTED = 12,000
-400 -300 -200 -100 0 100 200 300 400
0
20
PERCENTAGE (%)
OFFSET VOLTAGE (PV)
2
4
6
8
10
12
14
16
18
V
+
= +5V
V
-
= -5V
V
CM
= 0V
T
A
= 25°C
UNITS TESTED = 12,000
LMV641
SNOSAW3C –SEPTEMBER 2007–REVISED FEBRUARY 2013 www.ti.com
Typical Performance Characteristics (continued)
Unless otherwise specified, T
A
= 25°C, V
+
= 10V, V
−
= 0V, V
CM
= V
S
/2.
Offset Voltage Distribution Offset Voltage Distribution
Figure 11. Figure 12.
CMRR PSRR
vs. vs.
Frequency Frequency
Figure 13. Figure 14.
Input Bias Current Input Bias Current
vs. vs.
V
CM
V
CM
Figure 15. Figure 16.
6 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMV641