Datasheet

LMV1089
www.ti.com
SNAS441H SEPTEMBER 2008REVISED MAY 2010
Table 5. I
2
C Register Description
Address Reg. Bits Description Default
Microphone preamplifier gain from 6dB up to 36dB in 2dB steps.
0000 6dB
0001 8dB
0010 10dB
0011 12dB
0100 14dB
0101 16dB
0110 18dB
A [3:0] 0111 20dB See Table 1
1000 22dB
0x01h
1001 24dB
1010 26dB
1011 28dB
1100 30dB
1101 32dB
1110 34dB
1111 36dB
A4 = mute mic1 and A5 = mute mic2.
A [5:4] 00(on)
( 0 = microphone on)
Mic enable bits, A6 = enable Mic1, A7 = enable Mic2
A [7:6] 11(on)
(1 = enable), A6 and A7 both 0 = Shutdown Mode
Gain setting for the post amplifier from (3dB steps)
000 6db
001 9dB
010 12dB
B [2:0] 011 15dB See Table 2
100 18dB
101 18dB
0x02h 110 18dB
111 18dB
Mic select bits
0 0 Noise cancelling mode
B [4:3] 0 1 Only Mic1 enabled 00
1 0 Only Mic2 enabled
1 1 Mic1 + Mic2
B [7:5] Not Used 000
0x0Ch L [7:0] reads the output of the EEPROM read only
0x0Dh M [7:0] reads the output of the EEPROM read only
N [6:0] reads the output of the EEPROM read only
0x0Efh
Reads the ready” signal. This give the status of the program cycle.
N [7] read only
1 = ready ; 0 = program cycle in progress
Copyright © 2008–2010, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Links: LMV1089