Datasheet

Max Duty
Cycle Limit
OSC
DC
LIMIT
SET
+
+
-
+
PWM
Comp
RESET
FET
Driver
BUCK
DRIVE
+
-
Error
Amp
FB
Bandgap
Soft
Start
Thermal
Shutdown
TSD
SHDN
Inductor
Current
Measurement
CB
SW
GND
UVLO
Comp
BG
UVLO
Voltage
Regulator
V
IN
LMR14203
SNVS732C –OCTOBER 2011–REVISED APRIL 2013 www.ti.com
Typical Performance Characteristics (continued)
Load Transient Waveforms Start-Up Waveform
V
IN
= 12V, V
OUT
= 3.3V, I
OUT
= 300 mA to 200 mA to 300 mA V
IN
= 12V, V
OUT
= 3.3V, I
OUT
= 50 mA
Top trace: V
OUT
, 20 mV/div, AC Coupled Top trace: V
OUT
, 1V/div, DC Coupled
Bottom trace: I
OUT
, 100 mA/div, DC Coupled Bottom trace: SHDN, 2V/div, DC Coupled
T = 200 µs/div T = 40 µs/div
Figure 7. Figure 8.
Block Diagram
6 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR14203