Datasheet
8
7
6
5
4
3
2
1
16
15
14
13
12
11
10
9
18
17
53
52
51
50
49
48
47
46
54
20
21
22
23
24
25
26
27
19
38
39
40
41
42
43
44
45
30
31
32
33
34
35
36
37
28
29
IN4
IN3
IN2
IN1
GND
OUT6
OUT5
OUT4
GPIO1
GPIO0
VDD
GND
IN8
IN7
IN6
IN5
GPIO3
GPIO2
IN11
IN10
IN9
GND
OUT12
OUT11
OUT10
GND
C4
AS0
AS1
IN16
IN15
IN14
IN13
IN12
C2
C3
GPIO5
GPIO6
GPIO7
SCL
SDA
INT1
INT2
C1
GPIO4
OUT2
OUT1
DREF
VDD
AREF
OUT7
OUT8
OUT9
OUT3
DAP
LMP92001
www.ti.com
SNAS507B –FEBRUARY 2011–REVISED APRIL 2012
There are 2 address setting pins, AS[1:0], that allow the device to occupy any one of 9 possible Interface
Addresses on the bus.
Block Access commands are provided to minimize the transfer overhead of larger data sets.
Connection Diagram
Figure 1. WQFN-54 (NJY0054A)
Top View
Copyright © 2011–2012, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LMP92001