Datasheet

R/WB = Read/Write Data
0: Write Data
1: Read Data
7 [3:0] [95:0]
1 0x3
SZ = Size
0x0: 1 byte
0x1: 2 bytes
0x2: 3 bytes
0x3: Streaming ± 3+ bytes until CSB is de-asserted
[6:5] 4
0 0xA
Read ADC_DOUTH, ADC_DOUTM, and ADC_DOUTL four times. After this
process, deassert CSB.
Instruction Byte 2 (INST2)
Data Byte (s)
[7:0] [7:3] [2:0]
0x0 0x1
Instruction Byte 1 (INST1)
Upper Address Byte (UAB)
R/WB = Read/Write Address
0x10: Write Address
0x90: Read Address
0x10
Transaction 2 ± Data Access
Transaction 1 ± URA Setup ± necessary only when the previous URA is different than the desired URA.
LMP90100
www.ti.com SNAS510P –JANUARY 2011–REVISED MARCH 2013
Figure 69. Controlled Streaming Example
EXAMPLE APPLICATIONS
3–Wire RTD
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 49
Product Folder Links: LMP90100