Datasheet

LMP90077, LMP90078, LMP90079, LMP90080
www.ti.com SNAS521F –JULY 2011–REVISED MARCH 2013
Table 18. Default VINx for CH0-CH6
VINP VINN
CH0 VIN0 VIN1
CH1 VIN2 VIN3 (LMP90080/LMP90079 only)
CH2 VIN4 (LMP90080/LMP90079 only) VIN5 (LMP90080/LMP90079 only)
CH3 VIN6 VIN7
CH4 (LMP90080/LMP90079 only) VIN0 VIN1
CH5 (LMP90080/LMP90079 only) VIN2 VIN3
CH6 (LMP90080/LMP90079 only) VIN4 VIN5
Table 19. CHx_CONFIG
Channel Configuration (CH4 to CH6 LMP90080/LMP90079 only)
Register Address (hex): CH0: 0x21, CH1: 0x23, CH2: 0x25, CH3: 0x27, CH4: 0x29, CH5: 0x2B, CH6: 0x2D
Bit Bit Symbol Bit Description
7 Reserved -
ODR Select
0x0: 13.42 / 8 = 1.6775 SPS
0x1: 13.42 / 4 = 3.355 SPS
0x2: 13.42 / 2 = 6.71 SPS
[6:4] ODR_SEL 0x3: 13.42 SPS
0x4: 214.65 / 8 = 26.83125 SPS
0x5: 214.65 / 4 = 53.6625 SPS
0x6: 214.65 / 2 = 107.325 SPS
0x7(default): 214.65 SPS
Gain Select
0x0 (default): 1 (FGA OFF)
0x1: 2 (FGA OFF)
0x2: 4 (FGA OFF)
[3:1] GAIN_SEL 0x3: 8 (FGA OFF)
0x4: 16 (FGA ON)
0x5: 32 (FGA ON)
0x6: 64 (FGA ON)
0x7: 128 (FGA ON)
Enable/Disable the buffer
0 BUF_EN 0 (default): Include the buffer in the signal path
1: Exclude the buffer from the signal path
(1)
(1) When gain ≥ 16, the buffer is automatically included in the signal path irrespective of this bit.
CALIBRATION REGISTERS
Table 20. BGCALCN
Background Calibration Control (Address 0x10)
Bit Bit Symbol Bit Description
[7:2] Reserved -
Background calibration control – selects scheme for continuous background calibration.
0x0 (default): BgcalMode0: Background Calibration OFF
[1:0] BGCALN 0x1: BgcalMode1: Offset Correction / Gain Estimation
0x2: BgcalMode2: Offset Correction / Gain Correction
0x3: BgcalMode3: Offset Estimation / Gain Estimation
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 53
Product Folder Links: LMP90077 LMP90078 LMP90079 LMP90080